




## Crystal-less™ Four Output LAN Clock Generator

### General Description

The DSC510-05 is a Crystal-less™, four output clock generator that implements Discera's proven PureSilicon™ MEMS technology. The device implements proven silicon MEMS technology to provide excellent jitter and stability over a wide range of supply voltages and temperatures. By eliminating the external quartz crystal, MEMS clock generators significantly enhance reliability and accelerate product development, while meeting stringent clock performance criteria for a variety of communications, storage, and networking applications.

DSC510-05 has an Output Enable / Disable feature allowing it to disable all outputs when OE1 and OE2 are low. Each output enable pin controls one of the two banks of synchronous clocks. See the OE function table 1 for more detail. The device is available in a 20 pin QFN. Additional output formats are in any combination of LVPECL, LVDS, LVCMOS and HCSL.

### Block Diagram



\* Clk0+/-, Clk1+/-, Clk2 +/- and Clk3 +/- are 25MHz clocks for LAN applications. For other frequencies, please contact the factory.

### Features

- **Four 25MHz LVPECL Clocks**
- **Available Output Formats:**
  - HCSL, LVPECL, LVCMOS, or LVDS
  - Mixed Outputs: LVPECL/HCSL/LVDS/CMOS
- **Wide Temperature Range**
  - Ext. Industrial: -40° to 105° C
  - Industrial: -40° to 85° C
  - Ext. commercial: -20° to 70° C
- **Supply Range of 2.25 to 3.6 V**
- **Low Power Consumption**
  - 30% lower than competing devices
- **Excellent Shock & Vibration Immunity**
  - Qualified to MIL-STD-883
- **Available Footprints:**
  - 20 QFN
- **Lead Free & RoHS Compliant**
- **Short Lead Time: 2 Weeks**
- **AEC-Q100 Automotive Qualified**

### Applications

- **Communications/Networking**
  - Ethernet/ LAN PHY
  - 1G, 10GBASE-T/KR/LR/SR, and FcoE
  - Routers and Switches
  - Gateways, VoIP, Wireless AP's
  - Passive Optical Networks

## Specifications (Unless specified otherwise: T=25° C, VDD =3.3V)

Parameter		Condition	Min.	Typ.	Max.	Unit
Supply Voltage <sup>1</sup>	V <sub>DD</sub>		2.25		3.6	V
Supply Current	I <sub>DD</sub>	EN pin low – outputs are disabled		42	46	mA
Supply Current <sup>2</sup> (Four HCSL Outputs)	I <sub>DD</sub>	EN pin high – outputs are enabled R <sub>L</sub> =50 Ω, All Outputs Running		120		mA
Frequency Stability	Δf	Includes frequency variations due to initial tolerance, temp. and power supply voltage			±100	ppm
					±50	
Startup Time <sup>3</sup>	t <sub>SU</sub>	T=25°C			5	ms
Input Logic Levels Input logic high Input logic low	V <sub>IH</sub> V <sub>IL</sub>		0.75xV <sub>DD</sub> -		- 0.25xV <sub>DD</sub>	V
Output Disable Time <sup>4</sup>	t <sub>DA</sub>				5	ns
Output Enable Time	t <sub>EN</sub>				20	ns
Pull-Up Resistor <sup>2</sup>		Pull-up on OE pin		40		kΩ

LVPECL Outputs						
Output Logic Levels Output logic high Output logic low	V <sub>OH</sub> V <sub>OL</sub>	R <sub>L</sub> =50Ω	V <sub>DD</sub> -1.08 -		- V <sub>DD</sub> -1.55	V
Pk to Pk Output Swing		Single-Ended		800		mV
Output Transition time <sup>3</sup> Rise Time Fall Time	t <sub>R</sub> t <sub>F</sub>	20% to 80% R <sub>L</sub> =50Ω, C <sub>L</sub> = 0pF		250		ps
Frequency	f <sub>0</sub>	Single Frequency	2.3		460	MHz
Output Duty Cycle	SYM	Differential	48		52	%
Period Jitter	J <sub>PER</sub>			2.5		ps <sub>RMS</sub>
Integrated Phase Noise	J <sub>PH</sub>	200kHz to 20MHz @25MHz 100kHz to 20MHz @25MHz 12kHz to 20MHz @25MHz		0.25 0.38 1.7	2	ps <sub>RMS</sub>


### Notes:

- Each V<sub>DD</sub> pin should be filtered with 0.01uf capacitor.
- Output is enabled if OE pin is floated or not connected.
- t<sub>SU</sub> is time to 100PPM stable output frequency after V<sub>DD</sub> is applied and outputs are enabled.
- Output Waveform and Connection Diagram define the parameters.
- Period Jitter includes crosstalk from adjacent output.
- Contact [Sales@Discera.com](mailto:Sales@Discera.com) for alternate output options (LVPECL, LVDS, LVCMOS).
- Contact [Sales@Discera.com](mailto:Sales@Discera.com) for alternative frequency options
- Jitter limits established by Gen 1.1, Gen 2.1, and Gen 3.0 PCIe standards.

## Absolute Maximum Ratings

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	$V_{DD}+0.3$	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
HBM		4000		
MM		400		
CDM		1500		

## Solder Reflow Profile




20 QFN MSL 1 @ 260°C refer to JSTD-020C	
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.
Preheat Time 150°C to 200°C	60-180 Sec
Time maintained above 217°C	60-150 Sec
Peak Temperature	255-260°C
Time within 5°C of actual Peak	20-40 Sec
Ramp-Down Rate	6°C/Sec Max.
Time 25°C to Peak Temperature	8 min Max.



## Pin Description (20 QFN)

Pin No.	Pin Name	Pin Type	Description
1	OE1	I	Output Enable; active high – See Table 1
2	NC	NA	Leave unconnected or grounded
3	VSS	Power	Ground
4	VSS	Power	Ground
5	CLK0-	O	Complement output of differential pair
6	CLK0+	O	True output of differential pair
7	CLK1-	O	Complement output of differential pair
8	CLK1+	O	True output of differential pair
9	VDD	Power	Power Supply
10	NC	NA	Leave unconnected or grounded
11	OE2	I	Output Enable; active high – See Table 1
12	NC	NA	Leave unconnected or grounded
13	VSS	Power	Ground
14	VSS	Power	Ground
15	CLK2-	O	Complement output of differential pair
16	CLK2+	O	True output of differential pair
17	CLK3-	O	Complement output of differential pair
18	CLK3+	O	True output of differential pair
19	VDD	Power	Power Supply
20	NC	NA	Leave unconnected or grounded

### Pin Diagram (20 QFN)




### Connection Diagram (20 QFN Four LVPECL Outputs)



LVPECL termination circuit for 100 Ohms

## OE Function and Output Waveform: LVPECL




**Table 1: output enable select table**

CLK1/CLK2 are synchronous

OE1	OE2	CLK0	CLK1	CLK2	CLK3
0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z
0	1	Hi-Z	EN	EN	Hi-Z
1	0	EN	Hi-Z	Hi-Z	EN
1	1	EN	EN	EN	EN

CLK0/CLK3 are synchronous


## Ordering Information




## Package Dimensions

### 20 QFN, 5.0 x 3.2 mm

#### Top View units: mm[inches]



#### Bottom View units: mm[inches]±






**Side View**  
units: mm[inches]



**Recommended Solder Pad Layout**

units: mm[inches]



\*Connect the center pad to VSS for best thermal performance

**Disclaimer:**

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

**MICREL, Inc.**  
**Phone: +1 (408) 944-0800**

•  
•

**2180 Fortune Drive,**  
**Fax: +1 (408) 474-1000**

**San Jose, California 95131**  
**• Email: [hbwhelp@micrel.com](mailto:hbwhelp@micrel.com)**

•  
•

**USA**  
**[www.micrel.com](http://www.micrel.com)**