DSTD-703

MULTI FUNCTIONAL CALENDAR/CLOCK CARD

NOTICE

The proprietary information contained in this document must not be disclosed to others for any purpose, nor used for manufacturing purposes, without written permission of dy-4 SYSTEMS INC. The acceptance of this document will be construed as an acceptance of the foregoing condition.

TABLE OF CONTENTS

PARAGRAPH NUMBER	TITLE			
	GENERAL INFORMATION	1	-	1
1.1 1.2 1.3	Introduction DSTD Series General Description DSTD-703 Features	1 1 1	- -	1 1 1
	FUNCTIONAL HARDWARE DESCRIPTION			
2.2 2.2.1 2.2.3 2.2.4 2.2.5 2.2.6 2.2.7 2.2.8 2.2.9	Introduction Block Diagram Description STD BUS Interface Memory Decode Logic Memory I/O Decode Logic Counter/Timer Controller Parallel Ports Real Time Clock Battery Back Up Brown-Out Detector Z80 Interrupts Interrupt Overview Priority Daisy-Chain I/O Port Address Summary	22222222222222		111122222333335
	USER SELECTABLE OPTIONS	3	_	1
3.4.3 3.4.4 3.4.5 3.4.6 3.4.7 3.5 3.6	Transparent Input Mode Latched Output Transparent Output Latched Bi-directional Mode Transparent Bi-directional Mode +5V Only Charge Option (JB5) Bytewide Memory Socket Configuration (JB6, JB7, JB8, JB9) On-Board Battery Select (JB10) Memory Base Address Select (JB11) Memory Option Configuration (JB12)	<u> </u>		1123445555699 11122
	NUMBER 1.123 1.23456789 1.21.3 2.222222222222222222222222222222	GENERAL INFORMATION 1.1 Introduction 1.2 DSTD Series General Description 1.3 DSTD-703 Features FUNCTIONAL HARDWARE DESCRIPTION 2.1 Introduction 2.2 Block Diagram Description 2.2.1 STD BUS Interface 2.2.2 Memory Decode Logic 2.2.3 Memory 2.2.4 I/O Decode Logic 2.2.5 Counter/Timer Controller 2.2.6 Parallel Ports 2.2.7 Real Time Clock 2.2.8 Battery Back Up 2.2.9 Brown-Out Detector 2.3 Z80 Interrupts 2.3.1 Interrupt Overview 2.3.2 Priority Daisy-Chain 2.4 I/O Port Address Summary USER SELECTABLE OPTIONS 3.1 Introduction 3.2 Counter/Timer Configuration (JB1) 3.3 I/O Base Address Select 3.4 Parallel Ports (JB3,JB4) 3.4.1 Modes of Operation 3.4.2 Latch Input 3.4.3 Transparent Input Mode 3.4.4 Transparent Output 3.4.5 Transparent Output 3.4.5 Transparent Output 3.4.5 Transparent Bi-directional Mode 3.4.7 Transparent Bi-directional Mode 3.4.7 Transparent Bi-directional Mode 3.4.7 Transparent Bi-directional Mode 3.5 +5V Only Charge Option (JB5) 3.6 Bytewide Memory Socket Configuration (JB6,JB7,JB8,JB9) 3.7 On-Board Battery Select (JB10) 3.8 Memory Base Address Select (JB11) 3.9 Memory Option Configuration (JB12)	GENERAL INFORMATION 1.1 Introduction 1.2 DSTD Series General Description 1.3 DSTD-703 Features FUNCTIONAL HARDWARE DESCRIPTION 2.1 Introduction 2.2 Block Diagram Description 2.2.1 STD BUS Interface 2.2.2 Memory Decode Logic 2.2.3 Memory 2.2.4 I/O Decode Logic 2.2.5 Counter/Timer Controller 2.2.6 Parallel Ports 2.2.7 Real Time Clock 2.2.8 Battery Back Up 2.2.9 Brown-Out Detector 2.3 Z80 Interrupts 2.3.1 Interrupt Overview 2.3.2 Priority Daisy-Chain 2.4 I/O Port Address Summary USER SELECTABLE OPTIONS 3.1 Introduction 3.2 Counter/Timer Configuration (JB1) 3.3 I/O Port Address Select 3.4 Parallel Ports (JB3,JB4) 3.4.1 Modes of Operation 3.4.2 Latch Input 3.4.3 Transparent Input Mode 3.4.4 Latched Output 3.4.5 Transparent Input Mode 3.4.5 Transparent Dutput 3.4.6 Latched Bi-directional Mode 3.4.7 Transparent Bi-directional Mode 3.4.7 Transparent Bi-directional Mode 3.5 +5V Only Charge Option (JB5) 3.6 Bytewide Memory Socket Configuration (JB6,JB7,JB8,JB9) 3.7 On-Board Battery Select (JB11) 3.9 Memory Base Address Select (JB11) 3.9 Memory Base Address Select (JB11) 3.9 Memory Option Configuration (JB12)	NUMBER GENERAL INFORMATION 1 -

4.0		SPECIFICATIONS	4 - 1	
	4.1.3 4.1.5 4.1.5 4.1.7 4.1.8 4.2.1 4.2.3 4.3.3 4.3.3 4.3.3 4.3.3 4.3.3	Functional Specifications Word Size Cycle Time I/O Port Addressing Real Time Clock Memory Enable Bit Eight Bit Parallel Ports Counter/Timer Interrupts Electrical Specifications STD BUS Interface Operating Temperature Power Supply Requirements Mechanical Specification Card Dimensions STD BUS Edge Connector Mating BUS Connector Counter/Timer Connector Mating Connector Parallel Port Connector Parallel Port Mating Connector	111112222222233333333333333333333333333	
5.0		FACTORY NOTICES	5 - 1	
	5.1 5.2	Factory Repair Service Limited Warranty	5 - 1 5 - 1	
		APPENDICES		
APPENDIX	A	Option Jumper Summary		
APPENDIX	В	STD-Z80 BUS Signals		
APPENDIX	С	Parts List		
APPENDIX	D	Schematic		
APPENDIX	E	Data Sheets MM58167A Real Time Cloc Data Sheets 74LS64X Parallel Port D		
		LIST OF FIGURES		
Figure 1	-1	DSTD-703 MODULE	1 - 3	
Figure 2	- 1	DSTD-703 FUNCTIONAL BLOCK DIAGRAM	2 - 4	
Figure C	- 1	DSTD-703 Silk Screen	c - 3	

* =

LIST OF TABLES

Table 2-1	Port Assignments and Definitions	2	_	5
Table 3-1	CTC Connector Pin Assignment	3	-	1
Table 3-2	JB2 Port Address Pin Assignments	3	-	2
Table 3-3	I/O Port Configuration	3	_	3
Table 3-4	I/O Port Device Selection Options	3	_	3
Table 3-5	Port Connector Pin Assignment	_	-	
Table 3-6	Jumper Block (JB6 and JB9)	3	_	6
	Pin Assignment			
Table 3-7	Sample Port Configuration		-	
Table 3-8	Memory Socket/Jumper Block	3	-	9
	Assignment			
Table 3-9	Memory Socket Configuration			10
Table 3-10	Memory Range Select			11
Table 3-11	Memory Base Address Select	3	_	11

SECTION 1

1.0 GENERAL INFORMATION

1.1 Introduction

The DSTD-703 provides a Real Time Calendar Clock, two fully buffered 8 bit parallel ports and a 4 channel Counter/Timer.

These are also provisions for 4 bytewide sockets which may be placed anywhere in the processor memory space Modulo 8K.

Full Z80 mode 2 interrupts are supported by the DSTD-703.

The Brown-out detector causes a "System Reset" when +5 volt rail dips below 4.7Volts. This ensures that the computer system does not latch up in an unknown state due to momentary power dips.

1.2 DSTD Series General Description

The DSTD was designed to satisfy the need for low cost OEM microcomputer modules. The DSTD-Z80 BUS uses a motherboard interconnect system concept. The modules for the STD-Z80 BUS are a compact 4.5 x 6.5 inches which provides for system partitioning by function, e.g. CPU, Memory, I/O, etc. This smaller module size makes system packaging easier, while increasing MOS-LSI densities provide high functionality per module.

1.3 DSTD-703 Features

- Calendar/Clock with MONTH, DAY of month, DAY of week, HR, MIN, SEC, 1/100 SEC, 1/10000 SEC,
- 56 bits of battery-back up RAM available on the clock chip
- Ni-Cad battery backup @ 200 mAHr configurable for external battery
- 4 independent programmable interval timers/counters
- Daisy-chain Interrupt capability
- Brown-out detector
- 4-28 pin sockets for bytewide ROM/EPROM and RAM
- bytewide memory may be enabled/disabled under software control
- 16 pin Bi-directional parallel port with interrupt capability. This can drive the DSTD-ACC-RDSM directly for a

date/time display

- STD BUS compatible board

1 - 2




FIGURE 1-1 DSTD-703 MODULE

SECTION 2

2.0 FUNCTIONAL HARDWARE DESCRIPTION

2.1 Introduction

The DSTD-703 contains a crystal controlled MM58167A Calendar/Clock chip to provide the date time function. With software support, this card can easily drive an external 7 segment LED display card (DSTD-ACC-RDSM) for a date and time display.

The fully charged Ni-Cad battery will run the Calendar/ Clock for over one year without need for recharge.

The programmable interrupt timer is implemented with a Z80-CTC. It may be connected to user devices via a 10 pin connector for Interrupt or counter capabilities.

The 16 bit parallel port is general purpose. A 26 pin connector is provided for interface purposes.

The Brown-out detector causes a "System Reset" when +5 volt rail dips below 4.7V. This ensures that the computer system does not latch up in an unknown state due to momentary power dips.

2.2 Block Diagram Description

The block diagram of the DSTD-703, Figure 2-1, illustrates the flow of system address, data and control signals. The following paragraphs describe the function of each of the major blocks.

2.2.1 STD BUS Interface

The STD BUS Interface consists of an assortment of circuitry which gates various bus control signals including interrupt requests, daisy-chained priority In/Out, Clock, system reset, M1, IORQ, read and interrupt acknowledge between the BUS and the onboard peripheral chips. The STD BUS Interface also includes address buffers, bi-directional data bus transceivers and I/O port address decoder with associated jumper block for I/O address programming by the user.

2.2.2 Memory Decode Logic

This section consists of a 74LS85 and PAL. The 74LS85 configures the base memory address and memory address range for the DSTD-703. The PAL decodes the 5 high order memory addresses and generates the appropriate chip selects when the DSTD-703 memory is accessed. The PAL provides for two types of memory decoding.

The first assumes 2K devices in the memory sockets. The second is user definable. (see Section 3 for further details)

2.2.3 Memory

The DSTD-703 has been designed to accommodate any combination of the bytewide RAM, ROM, and EPROM devices. Four 28-pin sockets have been provided, each of which may be strapped for any of the allowable memory types. These user-selectable options are fully described in Section 3.

2.2.4 I/O Decode Logic

This section consists of a 74LS682, a 74LS139 and some SSI gates. It provides the chip select for the CTC and read and write strobes for the parallel port and (RTC) Real Time Clock.

2.2.5 Counter/Timer Controller

The Counter/Timer Controller (MK3882/Z80-CTC) provides four independent, programmable channels for either software or hardware controlled counting and timing functions. Each channel can be configured by the CPU for various modes of operation and the built-in daisy-chain priority interrupt logic provides for automatic, independent interrupt vectoring.

The Trigger inputs and Zero Count outputs are buffered and brought out to a connector for external hardware control. A strapping option has also been included to permit any or all of the four CTC channels to be cascaded for long count sequences.

Section 3 provides the necessary information for utilizing this option. For a complete description of CTC operation, refer to the Mostek MK3882 or Zilog Z80-CTC Technical Manual or Appendix A-11 of this manual.

2.2.6 Parallel Ports

The DSTD-703 has two parallel ports. These ports are implemented using octal transceiver chips. The jumper blocks associated with the ports are used to "program" the transceivers for appropriate operations. A data sheet for the 74LS646 is included in Appendix E of this manual.

2.2.7 Real Time Clock

The Real Time Clock is implemented using an MM58167A calendar/clock chip. It also provides 56 bits of battery backed up RAM. Addressses to the RTC chip are first latched by a 74LS174 before they are presented to the RTC. This method takes up only

two I/O addresses to communicate to the RTC, therefore freeing I/O addresses on the STD BUS.

2.2.8 Battery Back Up

Nickel-Cadmium batteries provide the battery back up function. The batteries will be charged continuously when power is applied to the DSTD-703.

2.2.9 Brown-Out Detector

This circuit detects when voltage drops below 4.7V, when this occurs a push button reset is generated. The software when reset, should check for a brown-out condition by reading bit 7 of I/O address base +1; the software then continues with the reset routine or goes into the brown-out routine.


2.3 Z80 Interrupts

2.3.1 Interrupt Overview

Interrupt capability is provided to allow peripheral devices to suspend CPU operation in an orderly manner and force the Z80 processor to start executing a specific peripheral service routine. On completion of the service routine, the Z80 returns to the operation from which it was interrupted.

2.3.2 Priority Daisy-Chain

The CTC is a Z80 peripheral device and as such includes daisy-chained priority interrupt logic which automatically provides the programmed interrupt vector (from the highest priority interrupting device) to the processor during an interrupt acknowledge. Look-ahead priority logic has been designed to ensure that more than one peripheral card (from an interrupt speed standpoint) may be included in a larger interrupt priority loop. This is accomplished by providing both ends of the board daisy chain logic (PCI and PCO) at the edge card connector J1, so that the card priority within a several card priority daisy-chained system may be implemented. The "high" and "low" state of the PCI and PCO determines the card priority in the same fashion as for the individual peripheral chips.



DSTD-703 BLOCK DIAGRAM

2.4 I/O PORT DEFINITION SUMMARY

The I/O base address port is set at 50H by the factory. However this base address may be re-configured by the user.

The following table describes the port assignments and their use. The mnemonics used to represent the control functions of the individual bits are described at the end of the table.

TABLE 2 - 1
PORT ASSIGNMENTS AND DEFINITIONS

ADDR	ACCESS	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO
									
BASE +0	R/W		Real Tin	ne Clock	Chip Da	ata Po	rt		
+1	R/W			MEMEN	RTCA4	RTCA3	TRCA2	RTCA1	RTCAO
+1	R/O	BRNOT							
+2	R/W		Parallel	Port 0 D	ata Po	rt			
+3	R/W		Parallel	Port 1 D	ata Po	rt			
+4	R/W		CTC	CHNL O					
+5	R/W		CTC	CHNL 1					
+6	R/W		CTC	CHNL 2					
+7	R/W		CTC	CHNL 3					

MEMEN: memory enable: is set High to enable on-board memory

RTCA4-0: RTC Address 4-0: is used to select the address for the Real Time Clock Chip.

BRNOT: Brown Out: is low when a brown out has occurred.

SECTION 3

3.0 USER SELECTABLE OPTIONS

3.1 Introduction

The DSTD-703 incorporates many strapping options to provide the user with a high degree of flexibility in system configurations. This section describes the use of the switch jumper option.

3.2 Counter/Timer Configuration (JB1)

The four Counter/Timer channels may be cascaded for extended counting and timing functions. Table 3-1 shows the jumper pin numbers and the edge connector numbers for the CTC. Refer to the MK3882 Technical Manual or the Zilog Data Book for a complete description of CTC operation or Appendix A-11 of this manual.

TABLE 3 - 1
CTC CONNECTOR PIN ASSIGNMENT

SIGNAL		JUMPER	BLOCK	EDGE	CONNEC	TOR
NAME		JB1			J2	
C/TO	I	2			1	
ZCO	0	3			2	
C/T1	I	4			3	
ZC1	0	5			4	
C/T2	I	6			5	
ZC2	0	7			6	
C/T3	I	8			7	
CLKPO		9				
CLKP1		10				
POINTR		11				
PIINTR		12				
RTCINTR		13				

The CTC may also be used to generate interrupts on status changes during parallel I/O transfers. This will be discussed in more detail in the following sections.

3.3 I/O Base Address Select (JB2)

The DSTD-703 occupies 8 contiguous I/O addresses. Its position in the I/O address space is determined by JB2 connections. Table 3-2 shows the jumper block pin numbers and the corresponding processor address bits used in the comparison. Installing a jumper implies a logic '0'. No jumper implies a logic '1'.

Examples:

- 1) Base address B8H requires jumpers between pins 2A & 2B and 6A & 6B
- 2) Base address 50H requires jumpers between pins 1A & 1B, 3A & 3B, 5A & 5B and 6A & 6B

The board is shipped from the factory wired for address 50H.

Table 3 - 3 illustrates the function of each of the 8 individual I/O Ports assigned to the DSTD-703.

TABLE 3 - 2

JB2 PORT ADDRESS PIN ASSIGNMENTS

PIN	ADDRESS BIT
1	A7
2	A6
3	A5
4	A 4
5	A3
6	IORQ This jumper must always be installed

Logic 'O' - Jumper installed

Logic '1' - No Jumper

TABLE 3 - 3

I/O PORT CONFIGURATION

Por	rt 1	Addı	res:	3				Port	Fun	ction
A7	A 6	A5	A4	AЗ	A2	A 1	ΑO			
Х	X	X	X	X	0	0	0	RTC	-	Data
X	Х	Х	X	X	0	0	0	RTC	_	Control
Х	X	Х	X	X	0	1	0	Port	0 -	
X	X	Χ	X	X	0	1	1	Port	1 -	
Х	X	X	X	X	1	0	0	CTC	-	Chan 0
Х	X	Х	X	X	1	0	1	CTC	-	Chan 1
X	X	X	X	X	1	1	0	CTC	-	Chan 2
Х	X	X	X	X	1	1	1	CTC	_	Chan 3

Refer to Table 2-1 for the data bit definitions.

3.4 Parallel Ports (JB3, JB4)

The DSTD-703 has two independent 8-bit parallel ports. These ports are implemented using the 74LS646 to 74LS649 series of integrated circuits. They are octal transceivers with latches. Table 3 - 4 lists the basic functions of these chips. (Refer to Appendix E).

TABLE 3 - 4

I/O PORT DEVICE SELECTION OPTIONS

	DATA PATH	OUTPUT
74LS646	TRUE	3 - State
74LS647	TRUE	Open Collector
74LS648	INVERTING	3 State
74LS649	INVERTING	Open Collector

Note: When using open collector devices, Resister Network RN4 must be used.

Both parallel ports are accessed through one connector J3. Table 3-5 shows the pinouts for the connector.

TABLE 3 - 5
PORT CONNECTOR PIN ASSIGNMENT

PORT SIGNAL	PORT A	PORT B
Data 0 Data 1 Data 2 Data 3 Data 4 Data 5 Data 6 Data 7	1 2 3 4 5 6 7 8	11 12 13 14 15 16 17 18
CLKP CONTROL GND +5V	9 10 24,25,26 21,22,23	20

3.4.1 Modes of Operation

Each parallel port has six basic modes of operation. Those modes represent the most common configurations.

- 1) Latch Input Mode
- 2) Transparent Input Mode
- 3) Latch Output Mode
- 4) Transparent Output Mode
- 5) Latched Bi-directional Mode
- 6) Transparent Bi-directional Mode

Note that latched bi-directional mode typically uses both ports. Table 3 - 7 summarizes some of the port configurations discussed in the following section.

3.4.2 Latch Input

In this mode data is clocked into the port register by an external device using the "CLKP" signal. Data is clocked on rising edge of "CLKP". In some applications it is necessary to inform the processor that valid or new data is available. This can be accomplished using the CTC.

Connect the "CLKP" signal to a channel on the counter/timer. The "CLKP" signal for port A is pin 9 and for port B is pin 10 on the CTC jumper block JB1. This pin can be connected to a free CTC channel (CH O / JB1-2; CH 1 / JB1 -4; CH 2 / JB1 -6; CH 3 / JB1-8). The CTC channel is then used in the counter mode to report positive transitions of the "CLKP" signal.

3.4.3 Transparent Input Mode

In this mode the data is read directly from the port. This mode is typically used for scanning switches or other relatively static information - or when there is no clock available. Again the control signal, with the CTC may be used to indicate "valid data" as discussed in Section 3.5.2.

3.4.4 Latched Output

In this mode the processor writes data into the port. The CONTROL signal may be used in one of several ways. First, it may be used by the external device to enable the port. The CONTROL signal is connected to the ENABLE input of the port register. (Connect pins A2 and B2 on the appropriate port jumper block). Second, the control signal can be used as a strobe in the external device to indicate valid data. (Note that in latched output mode it cannot be used to clock data into the external device-use transparent output mode if this function is required). To use the CONTROL signal as a strobe connect pins A2 and A1 on the port jumper block. Third, the CONTROL signal may be connected to a channel of the CTC and used by the external device to inform the processor that it is ready for new data. The strapping options allow many other handshake arrangements including combinations of the above.

3.4.5 Transparent Output

This mode is used when strobing data into an external device. The CONTROL signal is connected to the write port line (pins A2 and A1 of the port jumper block). In this mode the port acts simply as a buffer. Data is clocked on the rising edge of the CONTROL signal.

3.4.6 Latched Bi-directional Mode

This mode typically requires the use of both ports. Port A for the OUT direction and Port B for the IN direction. The ports are connected together in the edge connector (J3). The external device controls the direction of the data flow on the bidirectional bus. The external device clocks data in the B port using CLKP.

CLKPB can be connected in the CTC to provide an indication to the processor that new valid data is available from the external

device. The /RDPB signal is connected to the CONTROL B signal to inform the external device when the processor has read the data from the port. The processor outputs data to the external device by writing it to Port A. /WRPA is connected to CLKPA (JB3-B6 to JB3-A1). This is used to inform the external device that new data is available from the processor. The external device enables the data onto the bus using the CONTROLA line. The CONTROLA line can be connected to a CTC channel to let the processor know when the external device has taken the data.

3.4.7 Transparent Bi-directional Mode

This mode provides simple bi-directional capability. The port is enabled at all times and the direction is controlled by the RDPA signal; i.e., the direction is out unless the processor is "reading" the port. The /RDPA is also connected to the control signal to enable the drivers in the external device. The CLKPA line can be either connected to the CTC or to the /WRDA signal to provide handshake signals in the desired direction. Other configurations are possible. For example the out data can be latched instead of transparent.

Jumper blocks JB3 and JB4 are used to configure Port A and Port B respectively. Table 3-7 shows connector pinouts for both ports (J3).

Port A has the I/O address 52H and Port B has 53H.

Table 3 - 6 describes the Jumper Block pin functions.

TABLE 3 - 6

JUMPER BLOCK (JB3 AND JB4) PIN ASSSIGNMENT

PIN	NAME	FUNCTION
B 1	RDP (A/B)	Read port signal from the processor-usually connected to the ENABLE or DIRECTION pins.
A1	WRP (A/B)	Write port signal from the processor-usually connected to the CONTROL signal for handshake purposes.
B2	ENABLE (A/B)	Port chip enable - when low, enables the port.
A2	CONTROL (A/B)	General purpose signal - for connecting- to external device to CTC or ENABLE.
В3	SEL AB	When low, the "out" direction is transparent. When high, the "out"

		direction is latched - strobed by WRP (A/B).
A3,A4	GND	Used for option selection.
В4	SEL BA	When low, the "in" direction is transparent. When high, the "in" direction is latched - strobed by CLKP (A/B)>
B5	DIRECTION	Controls the direction of the port when enabled - low is in, high is out.
A5,A6	+5V	
В6	CLKP (A/B)	External strobe for clocking data into the port.

TABLE 3 - 7
SAMPLE PORT CONFIGURATION

MODE	JB6 AND/OR JB9 JUMPER CONNECT:		FUNCTION
Latched Input	A4-B5 B1-B2 B4-A5		Direction in port enable latched mode.
Transparent Input	A4-B5 B1-B2 B4-A4		Direction in Port enable Transparent.
Latched Output	B5-A5 B2-A3 or (B2-A2) or (A1-A2) B3-A5		Direction out Enable on When external device controls enable Strobe for external device Latched Mode
Transparent Output	B5-A5 B2-A3 A1-A2 B3-A3		Direction out enable on write strobe for external device transparent mode
Latched Bi-directional	Port A	Port B	
	B5-A5	A4-B5	Direction
(JB3	-B6/JB3-A1)	B1-A2	Handshake
	B2-A2		Out enable
(JB1	-11/JB1-8)		Handshake
	(JB1	-10/JB1-6)	Handshake
		B1-A2	In enable
Transparent Bi-directional		B1-B5 B2-A3 B1-A2	Direction Port enable Handshake

3.5 5V Only Charge Option (JB5)

When 12 volts is not available to the DSTD-703, install JB5 for proper battery charging operation.

3.6 Bytewide Memory Socket Configuration (JB6, JB7, JB8, JB9)

The DSTD-703 incorporates four 28-pin sockets which can be independently configured to accept a variety of pin compatible memory devices. Table 3-8 lists each socket, its corresponding jumper block, and its address space for the standard configuration. Table 3-9 illustrates the necessary jumper connections for configuring a socket to accept a particular memory device.

The DSTD-703 is shipped from the factory with a memory decoding PAL (U22) which supports 2K byte chips. The factory can supply memory decoding PAL's on request for other standard configurations using 4K byte and 8K byte chips. Consult the factory for PAL programming details for non-standard requirements.

The base address of memory is selected by the user. (see Section 3-7)

TABLE 3 - 8

MEMORY SOCKET/JUMPER BLOCK ASSIGNMENT

SOCKET	ADDRESS	JUMPER BLOCK
U 9	base + 0000 to 07FF	JB6
U10	base + 0800 to OFFF	JB7
U11	base + 1000 to 17FF	JB8
U 1 2	base + 1800 to 1FFF	JB9

Table 3 - 9 shows the straps necessary to configure the sockets for the different memory types. All the sockets are wired independently, allowing any mix of chips within the addressing constraints.

TABLE 3 - 9
MEMORY SOCKET CONFIGURATION

MEMORY	JUMPER CONNECTIONS		
2758	OPEN	1 - 3 4 - 6 2,7,5	
2759	OPEN	1 - 4 4 - 6 2,7,3,5	
2716		1A - 1B 3A - 4A 5B - 4A	
2732		1A - 1B 3A - 2A 5B - 4A	
2764		1A - 1B 3A - 2A 5B - 4A	
4118 4801		1B - 2B 3A - 3B 5B - 4A	
4802		1B - 1A 3A - 3B 5B - 4A	

JUMPER BLOCK LAYOUT FOR J6, J7, J8, J9,

A B o o o o o o o

3.7 On Board Battery Select (JB10)

The DSTD-703 allows the user to select between on-board battery or an external battery. The on-board battery is selected by installing a jumper at JB10. The external battery is selected by connecting the positive side of the battery to external connector J2 pin 8 and the negative side to J2 pin 10.

3.8 Memory Base Address Select (JB11)

The board's position in the processor's memory address space is selected by using hardwired jumpers. The board can be selected to occupy an 8K, 16K or 32K range of address by JB11. JB11 also configures the base address of the card to any 8K, 16K or 32K boundary.

TABLE 3 - 10

MEMORY RANGE SELECT

32K	install	2B-2A;	4B-4C;	5B-5C;	3B-3C;	6B-6C
	install					
8K	install	2B-2A;	4B-4A:	5B-5A		

TABLE 3 - 11

MEMORY BASE ADDRESS SELECT

32K Range

Base at	0000H: 8000H:	install install		1B - 1A 1B - 1C
16K Rang	ge			
Base at	0000H: 4000H: 8000H: C000H:	install install install install	1B - 1A; 1B - 1A; 1B - 1C; 1B - 1C;	3B - 3A 3B - 3C 3B - 3A 3B - 3C

8K Range

Base	at	0000H:	install	1B -	1A;	3B - 1A;	6B -	6A
		2000H:	install	1B -	1A;	3B - 1A;	6B -	6C
		4000H:	install	1B -	1A;	3B - 1C;	6B –	6A
		6000H:	install	1B -	1A;	3B - 1C;	6B -	6C
		8000H:	install	1B -	1C;	3B - 1A;	6B 🗕	6A
		AOOOH:	install	1B -	1C;	3B - 1A;	6B 🗕	6C
		C000H:	install	1B -	1C;	3B - 1C;	6B –	6A
		EOOOH:	install	1B -	1C;	3B - 1C;	6B -	6C

3.9 Memory Option Configuration (JB12)

This Jumper Block is available as a user defined function. It is an input to the memory decoder and may be used to select a non-standard user defined memory map.

3.10 DMA Chain Enable (JB13)

This Jumper Block is used only when a dy-4 SYSTEMS INC. backplane is used. It provides a path through this card for the DMA chain.

SECTION 4

4.0 SPECIFICATIONS

4.1 Functional Specifications

4.1.1 Word Size

Data 8 bits I/O Addressing 8 bits

4.1.2 Cycle Time

Min Max DSTD-703 - 2.5 250kHz 2.5MHz DSTD-703 - 4.0 250kHz 4.0MHz

4.1.3 I/O Port Addressing

The DSTD-703 occupies 8 contiguous I/O addresses. The base address is user selectable by JB2 (see Section 3.2). Two I/O addresses are used for the Real Time Clock (RTC) chip and memory enable port; two for the two 8 bit parallel port and four for the CTC.

4.1.4 Real Time Clock

The RTC occupies two I/O addresses on the DSTD-703.

At base + 0 is the data port base + 1 is the address latch that controls the address codes to the RTC chip.

The appendix contains a data sheet for the RTC chip.

Example for reading time. HH/MM/SS

A,2; LD(51H),A; select counter-seconds A,(50H); read seconds from RTC chip (SEC),A; store in location (SEC) OUT ΙN LD LD A,3 (51H), A ; select counter-minutes A,(50H) ; read minutes (MIN), A ; store in location (MIN) OUT IN LDLD A,4 OUT (61H),A ; select counter-hours IN A,(50H) ; read hours (HRS), A ; store in location (HRS) LD

SPECIFICATIONS DSTD-703

4.1.5 Memory Enable Bit

The memory enable bit is located at I/O address base +1 bit 5. Memory is enabled when this bit is set High, and disabled when it is set Low. This bit is set low by reset.

Eight Bit Parallel Ports 4.1.6

There are two general purpose 8 bit parallel ports on the DSTD-703. They may be configured to run in several modes (refer to Section 3.3). Port 0 is controlled via I/O address base +2 and Port 1 is controlled via I/O address base +3.

4.1.7 Counter/Timer

The counter/timer controller is located at I/O address base +4 through to base +7. Refer to Section 3.1 for configuration description.

4.1.8 Interrupts

The DSTD-703 supports vectored interrupt generation via the CTC chip. The interrupt vector is programmable upon initialization. Also the DSTD-703 supports full daisy chain interrupt priority.

4.2 Electrical Specifications

4.2.1 STD Bus Interface

one 74LS load max. Bus Inputs:

 I_{OL} 24 mA min @ V_{OL} 0.5 Volts I_{OH} 15 mA min @ V_{OH} 2.4 Volts Bus Outputs:

4.2.2 Operating Temperature

O degree Celsius to 60 degrees Celsius

4.2.3 Power Supply Requirements

+5VDC 5% @ 1.0 Amps Max +12VDC 5% @ 0.02 Amps Max

4.3 Mechanical Specification

4.3.1 Card Dimensions

4.5 inches (11.43 cm.) wide by 6.50 inches (16.52 cm.) long 0.48 inches (1.22 cm.) maximum height 0.062 inches (0.16 cm.) printed circuit board thickness

4.3.2 STD Bus Edge Connector

56 Pin dual readout: 0.125 inch centers

4.3.2.1 Mating Bus Connector

Viking 3VH28/1CES (PCB)
Viking 3VH28/1CND5 (Wire wrap)
Viking 3VH28/1CN5 (Solder lug)

4.3.3 Counter/Timer Connector

10 Pin Dual 0.100 inch grid

4.3.3.1 Mating Connector

Flat cable Ansley 609-100M or equivalent

4.3.4 Parallel Port Connector

1 - 26 Pin Dual 0.100 inch grid flat cable type male connector (header)

4.3.4.1 Parallel Port Mating Connector

Ansley 609 - 2600M (flat cable) or equivalent

Winchester PGB26A - housing) For use with Winchester 100-700C0s - contacts) discrete wires

FACTORY NOTICES DSTD-703

SECTION 5

5.0 FACTORY NOTICES

5.1 Factory Repair Service

In the event that difficulty is encountered with this unit, it may be returned directly to dy-4 for repair. This service will be provided free of charge if the unit is returned within the warranty period. However, units which have been modified or abused in any way will not be accepted for service, or will be repaired at the owner's expense.

When returning a circuit board, place it inside the conductive plastic bag in which it was delivered to protect the MOS devices from electrostate discharge. THE CIRCUIT BOARD MUST NEVER BE PLACED IN CONTACT WITH STYROFOAM MATERIAL. Enclose a letter containing the following information with the returned circuit board:

Name, address and phone number of purchaser Date and place of purchase Brief description of the difficulty

Mail a copy of this letter SEPARATELY to:

dy-4 SYSTEMS INC.,
888 Lady Ellen Place,
Ottawa, Ontario
K1Z 5M1, Canada

Securely package and mail the circuit board, prepaid and insured, to the same address.

5.2 Limited Warranty

dy-4 warrants this product against defective materials and workmanship for a period of 90 days. This warranty does not apply to any product that has been subjected to misuse, accident, improper installation, improper application, or improper operation, nor does it apply to any product that has been repaired or altered by other than an authorized factory representative.

There are no warranties which extend beyond those herein specifically given.

NOTICE

The antistatic bag is provided for shipment of the dy-4 PC boards to prevent damage to the components due to electrostatic discharge.

Failure to use this bag in shipment will VOID the warranty.

APPENDIX A OPTION JUMPER SUMMARY

APPENDIX A

OPTION JUMPER SUMMARY

A-1	The	following	is	а	summary	of	the	DSTD-703	Option
	Jump	er Blocks.							

JB1	Counter/Timer Configuration Block.
JB2	I/O Base Address Select.
JB3,4	Parallel Ports.
JB5	5V Only Charge Option.
JB6,7,8,9	Memory Socket Configuration.
JB10	On Board Battery Select.
JB11	Memory Base Address Select.
JB12	Memory Option Configuration.

JB13 DMA Chain Enable.

A-2 Counter Timer Configuration (JB1)

JB1	
0	RTC Interrupt
0	J2-1
0	J2-2
0	J2-3
o	J2-4
0	J2-5
0	J2-6
0	J2-7
0	J2-8
0	CLK PO
0	CLK P1
0	P1 Interrupt

A-3 I/O Base Address (JB2)

B o o o o o o o A o o o o o o o o o o

B1	to	В6		G	round
A 1			Address	Bit	7
A2			Address	Bit	6
A3			Address	Bit	5
A4			Address	Bit	4
A5			Address	\mathtt{Bit}	3
A 6			/TORO		

A-4 Parallel Ports (JB3,4) 1 2 3 4 5 6 B o o o o o A o o o o o A 1 WRP 0/1 B 1 RDP 0/1 A2 P(O/1) INTR B2 G EN (74LS64X) A3 GND В3 SEL A/B (74LS64X) SEL B/A (74LS64X) A 4 В4 GND DIR (74LS64X) A5 +5V B5 CLP 0/1 A6 +5**V** B6 A-5 +5V Battery Charge Option (JB5) o Battery Feed o +5V A-6 Memory Socket Configuration (JB6.7.8.9) В Α Address Bit 10 1 o o Socket pin 21 (A10) Address Bit 11 2 o o GND Socket pin 23 (A11/WE/VPP) 3 o o Write Strobe +5V 4 0 0 +5V VBATT 5 o o Socket pin 26 (VCC)

On Board Battery Select (JB10)

A-7

JB10

Battery o o Battery Feed

A-8Memory Base Address Select (JB11) 5 6 1 2 3 C 0 0 0 0 0 0 JB11 В O 0 0 0 0 0 Α 0 0 0 0 0 GND A1,3,6 Address Bit 15 A2 Α4 Address Bit 14 Address Bit 13 A5 B1 Comparator Bit B3 Comparator Bit A3 Comparator Bit B2 B2 В3 B4 Comparator Bit A2 B5 Comparator Bit A1 Comparator Bit B1 В6

A-9 Memory Option Configuration

C1-C6

JB12

+5V logic '1'

opt input o o GND

A-10 DMA Chain Enable (JB13)

JB13

Pin 41 o o Pin 40

A-11 Programming The CTC

A-11.1 Channel Selection

DSTD products using the Z80 CTC decode the CTC to occupy 4 contiguous port addresses. Writing to the appropriate port address will automatically select the correct register in the CTC.

A-11.2 Interrupt Vectors

If any one of the CTC channels is going to be used with its interrupt enabled, an Interrupt Vector must be written to the CTC. The use need only supply the 5 high bits of one vector as the CTC assumes the vector points to 4 contiguous byte pairs corresponding to the 4 channels. Note that DO must equal 0 to indicate that the word being written to the CTC is an interrupt vector; this also requires vectored addresses to start at an even memory locations.

D7	D6	D5	D4	D3	D2	D1	DO
V7	V 6	V5	V 4	٧3	X	X	0
	<user< th=""><th>SUPPLIED</th><th>VECTOR></th><th></th><th><supp< th=""><th>LIED BY</th><th>CTC></th></supp<></th></user<>	SUPPLIED	VECTOR>		<supp< th=""><th>LIED BY</th><th>CTC></th></supp<>	LIED BY	CTC>

A-11.3 Channel Control Register

The control register bit functions are as illustrated below.

D 7	D6	D5	D4	D3	D2	D1	D0
INT					LOAD		
ENA	MODE	RANGE	SLOPE	TRIG	TC	RESET	1

DO = O indicates the byte is an INTERRUPT VECTOR.

DO = 1 indicates the byte is a CONTROL WORD.

D1 = 0 the channel continues current operation.

D1 = 1 the channel is immediately RESET to control word values.

D2 = 0 indicates NO TIME CONSTANT to follow.

D2 = 1 the next I/O byte will be a TIME CONSTANT. (1 to 256)

D3 = 0 timer will FREE-RUN starting on next processor cycle.

D3 = 1 indicates timer will start on EXTERNAL TRIGGER.

D4 = 0 indicates external trigger on NEGATIVE-GOING edge.

D4 = 1 indicates external trigger on POSITIVE-GOING edge.

D5 = 0 indicates prescaler factor of 16. (timer mode only)
D5 = 1 indicates prescaler factor of 256. (timer mode only)

D6 = 0 indicates TIMER mode. (prescaler is enabled)

D6 = 1 indicates COUNTER mode. (prescaler disabled)

D7 = O INTERRUPT DISABLED for that channel.

D7 = 1 INTERRUPT on zero count ENABLED for the channel.

APPENDIX B
STD-Z80 BUS SIGNALS

STD-Z80 BUS PIN OUT AND DESCRIPTION

APPENDIX B

BUS	MNEMONIC	DESCRIPTION
1	5 V	5Vdc system power
2	5 V	5Vdc system power
3	GND	Ground - System signal ground and DC return
4	GND	Ground - System signal ground and DC return
5	-5V	-5Vdc system power
6	-5V	-5Vdc system power
7	D3	
8	D7	
9 10 11 12 13	D2 D6 D1 D5 D0	Data Bus (Tri-state, input/output active high). D0-D7 constitute an 8-bit bidirectional data bus. The data bus is used for data exchange with memory and I/O devices
14	D4	
15	A7	
16	A15	
17 18	A 6 A 1 4	Address Bus (Tri-state, output, active high).

19 20 21 22 23 24 25 26 27 28 29 30	A5 A13 A4 A12 A3 A11 A2 A10 A1 A9 A0 A8	A0-A15 make up a 16-bit address bus The address bus provides the address for memory (up to 65k bytes) data exchanges and for I/O device data exchanges. I/O addressing uses the lower 8 address bits to allow the user to directly select up to 256 input or 256 output ports. A0 is the least signficant address bit. During refresh time, the lower 7 bits contain a valid refresh address for dynamic memories in the system.
31	/WR	Memory Write (Tri-state, output, active low). /WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.
32	/RD	Memory Read (Tri-state, output, active low). /RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.
33	/IORQ	Input/Output Request (Tri-state, output, active low). The /IORQ signal indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. An /IORQ signal is also generated with an /M1 signal when an interrupt is being acknowledged to indicate than an interrupt response vector can be placed on the data bus. Interrupt Acknowledge operations occur during /M1 time, while I/O operations never occur during /M1 time.
34	/MEMRQ	Memory Request (Tri-State output, active low). The /MEMRQ signal indicates that the address bus holds a valid address for a memory read or write operation.
35	/IOEXP	I/O expansion, not used on dy-4 Systems DSTD.

36	/MEMEX	Memory expansion, not used on dy-4 Systems DSTD cards.
37	/REFRESH	/REFRESH (Tri-state, output, active low). /REFRESH indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the /MEMRQ signal should be used to perform a refresh cycle for all dynamic RAMs in the system. During the refresh cycle A7 is a logic zero and the upper 8 bits of the address bus contains the I register.
38	/DEBUG	/DEBUG (Input) used in conjunction with DDT-80 operating system and the MDX Single Step card for implementing a hardware single step. When pulled low, the /DEBUG line will set a latch that will force the upper three address lines to a logic 1. To reset this latch, an I/O operation must be performed.
39	/M1	Machine Cycle One (Tri-state, out-put, active low). /M1 indicates that the current machine cycle is in the opcode fetch cycle of an instruction. Note that during the execution of a 2-byte opcodes, /M1 will be generated as each opcode is fetched. These two-byte op-codes always begin with a CBH, DDH, EDH or FDH. /M1 also occurs with /IORQ to indicate an interrupt acknowledge cycle.
40	STATUS O	DMA priority chain input.
41	/BUSAK	Bus Acknowledge (Output, active low). Bus Acknowledge is used to indicate to the requesting device that the CPU address bus, data bus, and control bus signals have been set to their high impedance state and the external device can now control the bus.

42 /BUSRQ

Bus Request (Input, active low). The /BUSRQ signal is used to request the CPU address bus, data bus, and control signal bus to go to a high impedance state so that other devices can control those buses. When /BUSRQ is activated, the CPU will set these buses to a high impedance state as soon as the Current CPU machine cycle is terminated, and the Bus Acknowledge (/BUSAK) signal is activated.

43 /INTAK

Interrupt Acknowledge (Tri-state output, active low). The /INTAK signal indicates that an interrupt acknowledge cycle is in progress, and the interrupting device should place its response vector on the data bus.

44 /INTRQ

Interrupt Request (Input, active low). The Interrupt Request Signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled and if the /BUSRQ signal is not active. When the CPU accepts the interrupt, an acknowledge signal (/IORQ during an /M1) is sent out at the beginning of the next instruction cycle.

45 /WAITRQ

WAIT REQUEST (Input, active low). Wait request indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active. The signal allows memory or I/O devices of any speed to be synchronized to the CPU.

46	/NMIRQ	Non-Maskable Interrupt request (Input, negative edge triggered). The Non-Maskable Interrupt request has a high priority than /INTRQ and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. /NMIRQ automatically forces the CPU to restart to location 0066H. The program counter is automatically saved in the external stack so that the user can return to the program that was interrupted. Note that continuous WAIT cycle can prevent the current instruction from ending, and that a /BUSRQ will over-ride a /NMIRQ.
47	/SYSRESET	System Reset (Output, active low). The System Reset line indicates that a reset has been generated from either an external reset or the power-on reset circuit. The system reset will occur only once per reset request and will be approximately 2 microseconds in duration. The system reset will also force the CPU program counter to zero, disable interrupts, set the I register to OOH, set the R register to OOH and set Interrupt Mode O.
48	/PBRESET	Pushbutton Reset (Input, active low). The Pushbutton reset will generate a debounced system reset.
49	/CLOCK	Processor Clock (Output, active low). Single phase system clock.
50	CNTRL	Auxiliary Timing
51	PCO	Priority Chain Output (Output, active high.) This signal is used to form a priority interrupt daisy chain when more than one interrupt driven device is being used. A high level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.

52	PCI	Priority Chain In (Input, active high). This signal is used to form a priority interrupt daisy chain when more than one interrupt driven device is being used. A high level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.
53	AUX GND	Auxiliary Ground (Bussed)
54	AUX GND	Auxiliary Ground (Bussed)
55	+12V	+12Vdc system power
56	-12V	-12Vdc system power

NOTES:

1. The reference to input and output of a given signal is made with respect to the CPU module.

APPENDIX C

PARTS LIST

APPENDIX C

DSTD 703 PARTS LIST

DY4PART	QTY DESCRIPTION	DESIGNATION
PT012032	1 74LS32 TTL-LS	<u>U17</u>
PT012085	1 74LS85 TTL-LS	U14
PT012139	1 74LS139 TTL-LS	V15
PT012174	1 74LS174 TTL-LS	U2
PT012245	6 74L9245 TTL-LS	U1,U3.U18,U19,U20,U23
PT012546	2 74LS646 TTL-LS (T.I. ONLY)	U5,U6
PT012682	1 74LS682 TTL-LS	U4
PT013005	1 74S05 TTL-S	U13
PT014001	1 M158167AN CNOS	U7
PT014013	1 40H32 CHOS (TOSHIBA)	U22
PT015014	1 MK3882n-4 (290A-CTC) 4.00 MHZ CTC	U8
PT029001	1 ICL8211 CPA	U16
PT036001	1 PAL12L6	U21
PT041103	1 1/4 WATT, 10K OWM, 5% RESISTOR	R8
PT041104	1 1/4 WATT, 100K OHM, 5% RESISTOR	R10
PT041105	1 1/4 WATT, 1 MEG DHM, 5% RESISTOR	R12
PT041121	1 1/4 WATT, 120 DHM, 5% RESISTOR	R1
PT041153	1 1/4 WATT, 15K OHM, 5% RESISTOR	R11
PT041224	2 1/4 WATT, 220K SHM, 5% RESISTOR	R6,R7
PT041471	1 1/4 WATT, 470 OHM, 5% RESISTOR	R 5
PT041472	1 1/4 WATT, 4.7K OHM, 5% RESISTOR	R3
PT041473	1 1/4 WATT, 47K OHM, 5% RESISTOR	R13
PT041474	1 1/4 WATT, 470K OHM, 5% RESISTOR	_ R9
PT041680	1 1/4 WATT, 68 OHM, 5% RESISTOR	R2
PT041821	1 1/4 WATT, 920 OHM, 5% RESISTOR	R14
PT042023	1 3299W-1-203 OR 64W203, 20K OHM POTENTIOMETER. TOP ADJUST	24
PT043002	1 6 PIN, 5 RESISTOR, 4.7K OHM SIP RESISTOR NETWORK	RN5
PT043017	4 10 PIN, 9 RESISTOR, 4.7K OHM, SIP RESISTOR NETWORK	RN1,RN2,RN3,RN4,
PT052000	1 CK05BX101K OR DG45BZ101M, 100of, 200V CERAMIC CAPACITOR	C14
PT052002	1 CK05EX220K. 225f, 200V CERAMIC CAPACITOR	Cś
PT052010	6 .1uf, 50V(.1 LD. SP.) 9121-050-25U-104M, CERAMIC CAPACITOR	C4.67-C10.C12
PT053000	3 TAGIOM25, 1004, 25V TANTALUM CAPACITOR	C11,C21,C22
PT059000	9 .1uf 63V,(.2 LD. SP.)1R67104M.POLYESTER FILM CAPACITOR	C1-C3.C15-C20
PT059001	1 1R67103M, .01uf, 63V POLYESTER FILM CAPACITOR (.2 LD. SP.)	C13
PT059003	1 5 - 30 pf. VARIABLE CAPACTION	C5
PT061006	2 MPSA12 NPN DARLINGTON TRANSISTOR	91,92
PT071000	2 IN4148 SIGNAL DIODE	01.03
PT072001	1 1N752A ZENER 010DE	04
PT073001	1 1N4001 RECTIFIER	95
PT073002	1 IN5817 SHOTTKEY RECTIFIER	92
PT102007	1 FOX 32.768 MHZ DISCRETE CRYSTAL	Y!
PT111073	1 S208-1 CARD EJECTOR WITH PINS	·
PT112001	3 404016 NICAD BATTERY, AAA, 190 SCL	81.82.83
PT122003	2 CHD6940WIS 30 PIN DOUBLE ROW HEADER	JB2-JB4.JB6-JB9.JB11
PT122004	1 CHS6936W1S 36 PIN SINGLE ROW HEADER	J81.J85.JB10-J813
PT123001	1 102160-6 26 PIN RIGHT ANGLE CONNECTOR	J3
PT123002	1 102160-1 10 PIN RIGHT ANGLE CONNECTOR	J2
PT126020	1 540464-3 20 PIN I.C. SOCKET	U21
PT126024	1 640361-3 24 PIN I.C. SUCKET	U7
PT125028	5 640362-3 28 PIN 1.C. SOCKET	U8-U12
PT347201	1 0\$T0 703 0Y00473-4-41-3	




FIGURE C-1 DSTD-703 SILK SCREEN

APPENDIX D
SCHEMATIC

T	ISSUE	DESCRIPTION	DATE	DRN CHK
۲	2	ECN 0030		' •;
	3	ECN 0117	83/09/10	!


	1C	POWE	R PINS		
TYPE	+12	-12	+5	-5	GND
ICL8211					
MM58167					Ī
PAL12L6					
3882-4		ł	T		
74L\$123			[
74LS139					
74LS172				Ĺ	
74L5245		Ĭ			
74L532					
74LS546		Ţ		<u> </u>	
74L5682	Ĭ				
74LS85		·			
74503					

NOTE:


- 1. UNLESS OTHERWISE SPECIFIED;

 - RESISTANCE VALLES ARE IN OHMS.
 CAPACITANCE VALLES ARE IN MICROFARADS.
 VALUES PRECEDED BY THE SYMBOL +(PLUS) OR -(MINUS)
 ARE IN VOLTS.

		STD CALENDAR	CLOCK CARD	
	SCALE	DRN RILLIAMS	СНК	DATE 1982 OI CZ
	APP'D	TOL	MAT'L	FINISH
STATEMAN IN CONTAINING ON THE	TITLE	DSTD	-703	
SYSTEMS DIE, AND BRIGH, MOT DE REPRODUCES FOR MANUFACTURE OR ANY OTHER PURPOSE WITHOUT MEDIS WENTER OF MINISTER.	DWG NO.	DY00472-I A1-	. 4	188 2 SH 1 OF 3



٠.



APPENDIX E DATA SHEETS MM58167A REAL TIME CLOCK DATA SHEETS 74LS64X PARALLEL PORT DEVICES



October 1981

MM58167A Microprocessor Real Time Clock

General Description

The MM58167A is a low threshold metal gate CMOS circuit that functions as a real time clock in bus oriented microprocessor systems. The device includes an addressable real time counter, 56 bits of RAM, and two interrupt outputs. A POWER DOWN input allows the chip to be disabled from the rest of the system for standby low power operation. The time base is a 32,768 Hz crystal oscillator.

Features

- Microprocessor compatible (8-bit data bus)
- 1/10,000 of a second through month counters
- 56 bits of RAM with comparator to compare the real time counter to the RAM data
- 2 INTERRUPT OUTPUTS with 8 possible interrupt signals
- POWER DOWN input that disables all inputs and outputs except for one of the interrupts
- Status bit to indicate rollover during a read
- 32,768 Hz crystal oscillator
- Four-year calendar (no leap year)
- 24-hour clock

Functional Description

Real Time Counter

The real time counter is divided into 4-bit digits with 2 digits being accessed during any read or write cycle. Each digit represents a BCD number and is defined in Table I. Any unused bits are held at a logical zero during a read and ignored during a write. An unused bit is any bit not necessary to provide a full BCD number. For example tens of hours cannot legally exceed the number 2, thus only 2 bits are necessary to define the tens of hours. The other 2 bits in the tens of hours digit are unused. The unused bits are designated in Table I as dashes.

The addressable portion of the counter is from 1/10,000 of a second to months. The counter itself is a ripple counter. The ripple delay is less than $60~\mu s$ above 4.0V and $300~\mu s$ at 2.0V

RAM

56 bits of RAM are contained on-chip. These can be used for any necessary power down storage or as an alarm latch for comparison to the real time counter. The data in the RAM can be compared to the real time counter on a digit basis. The only digits that are not compared are the unit ten thousandths of seconds and tens of days of the week (these are unused in the real time counter). If the two most significant bits of any RAM digit are ones, then this RAM location will always compare.


The RAM is formatted the same as the real time counter, 4 bits per digit, 14 digits, however there are no unused bits. The unused bits in the real time counter will compare only to zeros in the RAM.

Interrupts and Comparator

There are two interrupt outputs. The first and most flexible is the INTERRUPT OUTPUT (a true high signal). This output can be programmed to provide 8 different output signals. They are: 10 Hz, 1 Hz, once per minute, once per hour, once a day, once a week, once a month, and when a RAM/real time counter comparison occurs. To enable the output a one is written into the interrupt control register at the bit location corresponding to the desired output frequency (Figure 1). Once one or more bits have been set in the interrupt control register, the corresponding counter's rollover to its reset state will clock the interrupt status register and cause the interrupt output to go high. To reset the interrupt and to identify which frequency caused the interrupt, the interrupt status register is read. Reading this register places the contents of the status register on the data bus. The interrupting frequency will be identified by a one in the respective bit position. Removing the read will reset the interrupt.

The second interrupt is the STANDBY INTERRUPT (open drain output, active low). This interrupt occurs when enabled and when a RAM/real time counter comparison occurs. The STANDBY INTERRUPT is enabled by writing a one on the D0 line at address 16_H or disabled by writing a zero on the D0 line. This interrupt is not triggered by the edge of the compare signal, but rather by the level. Thus if the compare is enabled when the STANDBY INTERRUPT is enabled, the interrupt will turn on immediately.

Connection Diagram



Absolute Maximum Ratings

Voltage at All Pins

 $V_{SS} = 0.3V$ to $V_{DD} + 0.3V$

Operating Temperature

- 40°C to 85°C -65°C to 150°C

Storage Temperature

V_{DD}-V_{SS}

6.0V

Lead Temperature (Soldering, 10 seconds)

300°C

Electrical Characteristics v_{SS} = 0V, -40°C≤T_A≤85°C

Parameter	Conditions	Min	Max	Units
Supply Voltage				
V _{DD}	Outputs Enabled	4.0	5.5	V
V _{DD}	POWER DOWN Mode	2.0	5.5	٧
Supply Current				
I _{DD} , Static	Outputs TRI-STATE	1		
	$f_{IN} = DC$, $V_{DD} = 5.5V$	1	10	μА
l _{DD} , Dynamic	Outputs TRI-STATE			
	f _{IN} = 32 kHz, V _{DD} = 5.5V			
	V _{IH} ≥ V _{DD} – 0.3V			
	V _{IL} ≤ V _{SS} + 0.3V		20	∆ىر
I _{DD} , Dynamic	Outputs TRI-STATE			
	$f_{IN} = 32 \text{ kHz, } V_{DD} = 5.5 \text{V}$		45	m/
	$V_{iH} = 2.0V, V_{iL} = 0.8V$		12	1117
input Voitage				.,
Logical Low		0.0	8.0	V
Logical High		2.0	Voo	ľ
Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{DD}	- 1	1	ه بر
Output Impedance	1/O and INTERRUPT OUT			
Logical Low	$V_{DD} = 4.5V$, $I_{OL} = 1.6 \text{ mA}$		0.4	V
Logical High	$V_{DD} = 4.5V$, $I_{OH} = -400 \mu A$	2.4		V
	$i_{OH} = -10 \mu\text{A}$	0.8 V _{DD}		V
TRI-STATE	V _{SS} ≤ V _{OUT} ≤ V _{DD}	-1	1	V
Output Impedance	RDY and STANDBY INTERRUPT			1
Logical Low, Sink	$V_{DD} = 4.5V$, $t_{OL} = 1.6 \text{ mA}$		0.4	V
Logical High, Leakage	Vout≤Vop		10	مبر

Functional Description (Continued)

TABLE I. REAL TIME COUNTER FORMAT

Counter Addressed		DO	Un D1	its D2	D3	•	Max BCD Code	D4	Te 05	ns D6	D7	Max BCD Code
1/10,000 of Seconds	(00 _H)	_	_	_	-		0	D4	D5	D6	D7	9
Hundredths and Tenths Sec	(01 _H)	00	D1	D2	D3		9	D4	D5	D6	D7	9
Seconds	(02 _H)	D0	D1	D2	D3		9	D4	D5	D6	-	5
Minutes	(03 _H)	D0	D1	D2	D3		9	D4	05	D6		5
Hours	(04 _H)	DO	D1	D2	D3		9	D4	05	-	-	2
Day of the Week	(05 _H)	00	D1	D2	-		7	-	-	-	-	0
Day of the Month	(06 _H)	DO	D1	D2	D3		9	D4	D5	-	-	3
Month	(07 _H)	00	D1	D2	D3		9	D4	_	-	-	1

⁽⁻⁾ indicates unused bits

TRI-STATE* is a registered trademark of National Semiconductor Corp.

Functional Description (Continued)

TABLE II. ADDRESS CODES AND FUNCTIONS

A4	A3	A2	A1	A0	Function
0	0	0	0	0	Counter—Ten Thousandths of Seconds
0	0	0	0	1	Counter—Hundredths and Tenths of Seconds
0	0	0	1	0	Counter — Seconds
0	0	0	1	1	Counter — Minutes
0	0	1	0	0	Counter—Hours
0	0	1	0	1	Counter - Day of Week
0	0	1	1	0	Counter-Day of Month
0	0	1	1	1	Counter — Month
0	1	0	0	0	RAM—Ten Thousandths of Seconds
0	1	0	0	1	RAM Hundredths and Tenths of Seconds
0	1	0	1	0	RAM—Seconds
0	1	0	1	1	RAM Minutes
0	t	1	0	0	RAM—Hours
0	1	1	0	1	RAM — Day of Week
0	1	1	1	0	RAM Day of Month
0	1	1	1	1	RAM — Months
1	0	0	0	0	Interrupt Status Register
1	0	0	0	1	Interrupt Control Register
1	0	0	1	0	Counter Reset
1	Ó	0	1	1	RAM Reset See Table III Below
1	0	1	0	0	Status Bit
1	0	1	0	1	GO Command
1	0	1	1	٥	STANDBY INTERRUPT
1	1	1	1	1	Test Mode

All others unused

TABLE III. COUNTER AND RAM RESET FORMAT

DO	D1	D2	D3	D4	D5	D6	D7	Counter or RAM Reset
 1	0	0	0	0	0	0	0	Ten Thousandths of Seconds
0	1	0	0	0	0	0	0	Hundredths and Tenths of Seconds
0	0	1	0	0	0	0	0	Seconds
0	0	0	1	0	0	0	0	Minutes
0	0	0	٥	1	0	0	0	Hours
0	0	0	٥	0	1	0	0	Days of the Week
0	0	0	٥	0	0	1	0	Days of the Month
0	0	0	0	0	Q	0	1	Months

For counters reset address = $12_{\rm H}$ For RAM reset address = $13_{\rm H}$

Functional Description (Continued)

The comparator is a cascaded exclusive NOR. Its output is latched 61 μs after the rising edge of the 1 kHz clock signal (input to the ten thousandths of seconds counter). This allows the counter to ripple through before looking at the comparator. For operation at less than 4.0V, the thousandths of seconds counter should not be included in a compare because of the possibility of having a ripple delay greater than 61 μs . (For output timing see Interrupt Timing.)

Power Down Mode

The POWER DOWN input is essentially a second chip select. It disables all inputs and outputs except for the STANDBY INTERRUPT. When this input is at a logical zero, the device will not respond to any external signals. It will, however, maintain timekeeping and turn on the STANDBY INTERRUPT if programmed to do so. (The programming must be done before the POWER DOWN input goes to a logical zero.) When switching Voo to the standby or power down mode, the POWER DOWN input should go to a logical zero at least 1 µs before VDD is switched. When switching \mathbf{V}_{DD} all other inputs must remain between $V_{SS} = 0.3V$ and $V_{DD} + 0.3V$. When restoring V_{DD} to the normal operating mode, it is necessary to insure that all other inputs are at valid levels before switching the POWER DOWN input back to a logical one. These precautions are necessary to insure that no data is lost or altered when changing to or from the power down mode.

Counter and RAM Resets; GO Command

The counters and RAM can be reset by writing the proper data at address $12_{\rm H}$ or address $13_{\rm H}$ respectively. The resets are divided up the same way as the counters and RAM are divided up when accessing them. The data written into the part will determine which set of 2 digits (1 digit for ten thousandths of seconds and days of the week) will be reset. The address will determine whether the 2 digits are in the RAM or in the real time counter. Each logical one on the data bus will cause 2 digits to be reset. Resetting the most significant used bit of any counter will clock the following counter.

A write pulse at address $15_{\rm H}$ will reset the thousandths, hundredths, tenths, units, and tens of seconds counters. This GO command is used for precise starting of the clock. The data on the data bus is ignored during the write. If the seconds counter is at a value greater than 40 when the GO is issued, the minute counter will increment; otherwise the minute counter is unaffected. This command is not necessary to start the clock, but merely a convenient way to start precisely at a given minute. (See Table III for reset format.)

Status Bit

The status bit is provided to inform the user that the clock is in the process of rolling over when a counter is read. The 1 kHz clock into the thousandths of seconds counter has a pulse width of 61 μ s. If a read of the real time counter (any digits) is done during this 61 μ s period the status bit will be set. This tells the user that the clock is rippling through the real time counter. Because the clock is rippling, invalid data may be read from the counter. If the status bit is set following a counter read, the counter should be reread.

The status bit appears on D0 when address $14_{\rm H}$ is read. All the other data lines will be zero. The bit is set when a logical one appears. This bit should be read every time a counter read or series of counter reads are done. The trailing edge of the read at address $14_{\rm H}$ will reset the status bit.

Oscillato

The oscillator used is the standard Pierce oscillator. Externally only 2 capacitors and the crystal are required. For micropower crystals a resistor in series with the oscillator output may be necessary to insure the crystal is not overdriven. This resistor should be approximately 200 k Ω . The capacitor values should be typically 20 pF-25 pF. The crystal frequency is 32,768 Hz.

The oscillator input can be externally driven, if desired. In this case the output should be left floating and the input levels should be within 0.3V of the supplies.

A ground line or ground plane between pins 9 and 10 may be necessary to prevent interference of the oscillator by the A4 address.

Control Lines

The READ, WRITE, and CHIP SELECT signals are active low inputs. The READY signal is an open drain output. At the start of each read or write cycle the READY line (open drain) will pull low and will remain low until valid data from a chip read appears on the bus or data on the bus is latched in during a write. READ and WRITE must be accompanied by a CHIP SELECT (see Figures 3 and 4 for read and write cycle timing).

Test Mode

The test mode is merely a mode for production testing. It allows the counters to count at a higher than normal rate. In this mode the 32 kHz oscillator input is connected directly to the ten thousandths of seconds counter. The chip select and write lines must be low and the address must be held at ${\rm IF}_{\rm H}$.






FIGURE 1. Interrupt Register Format

Interrupt Timing -40°C = TA = 85°C, 4.5V = VDD = 5.5V, VSS = 0V

	Parameter -	Min	Max	Units
tinton	Status Register Clock to INTERRUPT OUTPUT (Pin 13) High (Note 1)		5	μS
^t sayon	Compare Valid to STANDBY INTERRUPT (Pin 14) Low (Note 1)		5 .	μS
tintoff	Trailing Edge of Status Register Read to INTERRUPT OUTPUT Low		5	μS
tsevoff	Trailing Edge of Write Cycle (D0 = 0; Address = 16 _H) to STANDBY INTERRUPT Off (High Impedance State)		5	μS

Note 1: The status register clocks are: the corresponding counter's rollover to its reset state or the compare becoming valid. The compare becomes valid 8) µs after the 1/10,000 of a second counter is clocked, if the real time counter data matches the RAM data.

Read Cycle Timing $-40^{\circ}C \le T_A \le 85^{\circ}C$, $4.5V \le V_{DD} \le 5.5V$, $V_{SS} = 0V$

	Parameter	Min	Max	Units
t _{AR}	Address Bus Valid to Read Strobe	100		ns
tcsa	Chip Select to Read Strobe	0		ns
teny	Read Strobe to Ready Strobe		150	ns
t _{RYD}	Ready Strobe to Data Valid		800	ns
t _{AD}	Address Bus Valid to Data Valid		1050	ns
t _{RH}	Data Hold Time From Trailing Edge of Read Strobe	0		ns
t _{HZ}	Trailing Edge of Read Strobe to TRI-STATE Mode		250	ns
t _{RYH}	Read Hold Time after Ready Strobe	0		ns
t _{RA}	Address Bus Hold Time from Trailing Edge of Read Strobe	50	j	ns

Write Cycle Timing $-40^{\circ}\text{C} \le T_{\text{A}} \le 85^{\circ}\text{C}, 4.5\text{V} \le \text{V}_{\text{DO}} \le 5.5\text{V}, \text{V}_{\text{SS}} = 0\text{V}$

	Parameter	Min	Max	Units
t _{AW}	Address Valid to Write Strobe	100		ns
t _{CSW}	Chip Select to Write Strobe	0		ns
tow	Data Valid before Write Strobe	100		п\$
tway	Write Strobe to Ready Strobe		150	ns
t _{RY}	Ready Strobe Width		800	ns
tRYH	Write Hold Time after Ready Strobe	0		ns
two	Data Hold Time after Write Strobe	110		ns
twa	Address Hold Time after Write Strobe	50		ns

Data bus loading is 100 pF.

Ready output loading is 50 pF and 20 kB pull-up.

Input and output AC timing levels:

Logical one = 2.0V

Logical zero = 0.8V

Read and Write Cycle Timing Diagrams




FIGURE 3. Read Cycle Timing





FIGURE 4. Write Cycle Timing

Typical Applications SYSTEM ADDRESS BUS SYSTEM DATA VDD 24 ЯB PWR DOWN (FROM SYSTEM 07 22 WH POWER SUPPLY) DS 21 ADV 4 ABY AS 05 A1 A2 A3 0.1 A2 A.J A4 44 01 (MOTE 1) 15 OSC IN DØ (OPERATIONAL DURING PWR ODWN CONDITION) OSC OUT STORY INT -2004 S 32,768 Hz XTAL 28 pF/ -25 pF 28 of /25 of

Note 1: A ground line or ground plane guard trace should be included between pins 9 and 10 to insure the oscillator is not disturbed by the address line.

FIGURE 5. Typical Connection Diagram



Note 1: Must use 8238 or equivalent logic to insure advanced I/OW pulse; so that the ready output of the MM58167A is valid by the end of #2 during the T2 microcycle.

Note 2: 102≥1R\$8080 + IDL8238 + 1WRY48167-

FIGURE 6. 8080 System Interface with Battery Backup


TYPES SN54LS646 THRU SN54LS649 SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

D2581, JANUARY 1981

- Bidirectional Bus Transceivers/Registers in the New JT and NT 24-pin 300-mil Packages
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs

DEVICE	OUTPUT	LOGIC
'LS646	3-State	True
'LS647	Open-Collector	True
'LS648	3-State	Inverting
11 5649	Open-Collector	Inverting






description


These devices consist of bus transceiver circuits with 3-state or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control G and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control G is active (low). In the isolation mode (control G high), A data may be stored in the B register and/or B data may be stored in the A register.

When an output function is disabled, the input function is still enabled, and may be used to store and transmit data. Only one of the two buses, A or B may be driven at a time.


The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS646, 'LS647, 'LS648, or 'LS649.




REAL-TIME TRANSFER



REAL-TIME TRANSFER BUS A TO BUS B



STORAGE



TRANSFER STORED DATA TO A OR B


TYPES SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS

FUNCTION TABLE

		IN	PUTS			DATA	A i/O*	OPERATION OR FUNCTION			
ā	DIR	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'LS848, 'LS847	'LS648, 'LS849		
Н	Х	Hor L	H or L	X	×			Isolation	Isolation		
н	×	<u> </u>	_ †	X	* ×	Input	Input	Store A and B Data	Store A and B Data		
L	L	×	х	х	L			Resi Time 8 Data to A Sus	Real Time 8 Data to A Bus		
Ļ	L	×	\mathbf{X}^{t}	×	н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus		
L	н	X	X	L	×			Real Time A Data to 8 Bus	Real Time A Data to 8 Bus		
L	н	Hort	×	н	×	Input	Output	Stored A Data to B Bus	Stored A Data to 8 Bus		


= high level L = low level X = Irrelevant ? = low-to-high-level transitio

logic symbols



[&]quot;The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

TYPES SN54LS646 THRU SN54LS649, SN74LS646 THRU SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS



TYPES SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

recommended operating conditions

		i	SN54LS646 SN54LS648			SN74LS646 SN74LS648			
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, VCC (see Note 1)		4.5	5	5.5	4.75	5	5.2 5	٧	
High-level output current, IOH				-12			-15	mA	
Low-level output current, IQL				12			24	mΑ	
Width of clock pulse, tw		20			20			ns	
Setup time, t _{su}	Bus to clock	20			20	•		ns	
Hold time, th	Bus from stock	0			0			ns	
Operating free-air temperature, TA				125	0		70	°c	

NOTE 1: All voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS		N54LS6 N54LS6			SN74LSE SN74LSE		UNIT
		•			MIN	TYP	MAX	MIN	TYP‡	MAX	
ViH	High-level input voltage				2			2			٧
VIL	Low-level input voitage				I		0.5			0.5	V
Vik	input clamp voltage		VCC - MIN,	lj = –18 mA			-1.5			-1.5	V
****	Hysteresis (Vt+ - VT_),	A or B input	V _{CC} = MIN		0.1	0.4		0.2	0.4		V
			V _{CC} = MIN, V _{IH} = 2 V,	IOH = -3 mA	2.4	3.4		2.4	3.4		V
VOH High-level output voltage			Vil = Vil max	I _{OH} - MAX	2			2			
			VCC * MIN,	IOL ≠ 12 mA		0.25	0.4		0.25	0.4	
۷o۲	Low-level output voltage	ow-level output voltage		IOL = 24 mA					0.35	0.5	
lozh	Off-state output current,		VCC = MAX,	VO = 2.7 V			20		_	20	μА
lozu	Off-state output current,		VCC - MAX,	Vo = 0.4 V			-400			-400	μА
	Input current at	A or B		V1 = 5.5 V			0.1			0.1	m _A
Ιş	maximum input voltage	All others	VCC - MAX	V1 = 7 V	T		0.1			0.1	
ш	High-level input current		VCC - MAX,	VIH = 2.7 V	T		20		_	20	μА
I _{IL}	Low-level input current		VCC - MAX,	V _{1L} = 0.4 V			-0.4			-0.4	mΑ
os	Short-circuit output curn	nt (VCC = MAX.	Vo.≠0	-40		-225	-40	- - -	-225	mA
				Outputs high		91	145		91	145	
		'LS646	VCC + MAX.	Outputs low		103	165		103	165	
			Quitputs open	Outputs at Hi-Z	Ī	103	165		103	165	mA
CC	Total supply current		VCC * MAX,	Outputs high		78			78] ""
		'LS648		Outputs low	86		86			コ	
			Outputs open	Outputs at Hi-Z		88			88		

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

TYPES SN54LS646, SN54LS648, SN74LS646, SN74LS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER [¢]	FROM	70	TEST CONDITIONS	Les	345	'LS648		UNIT
	(INPUT)	(OUTPUT)		MIN TY	P MAX	MIN TYP	MAX	
^t PLH	Clock	Bus			5 25	15		ns
1PHL	Clock	501			3 35	26		ns
[†] PLH		Bus			2 18	25	_	ns
¹PHL	Bus	DU\$		1	3 20	23		ns
^t PLH	Select, with			3	33 50	36		ns
^t PHL	bus input high [†] Select, with	_	R _L = 667 Ω,	1	4 25	36		ns
†PLH		Bus	C _L = 45 pF, See Note 2		6 40	27		ns
¹PHL	bus input			2	21 35	27		ns
^t PZH			1		33 55	30		ns
¹PZL	Enable	_		4	2 65	38		ns
tPZH		Bus			28 45	24		ns
(PZL	Direction			;	39 60	35		ns
tPHZ		2.072	D - 653.0	†	23 35	23		ns
tPLZ	Enable	_	R _L • 667 Ω,		22 35	22		ns
tPHZ		Bus	Ci = 5 pF.		20 30	23		ns
tPLZ	Direction		See Note 2		19 30	19		ns

tell = propagation delay time, low-to-high-level output

NOTE 2: Load circuits and voltage waveforms are shown on page 3-11 of The TTL Data Book for Design Engineers, second edition.

tpHL = propagation delay time, high-to-low-level output

tp2H = output enable time to high level

teZL= output enable time to law level

 $t_{PHZ} = output disable time from high level$

TPLZ = output disable time from low level

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

TYPES SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage (control inputs)		7 V
Off-state output voltage (A and B por	ts)	5.5 V
Operating free-air temperature range:	SN54LS647, SN54LS649	-55°C to 125°C
	SN74LS647, SN74LS649	-0°C to 70°C
Storage temperature range		65°C to 150°C

recommended operating conditions

		i	SN54LS647 SN54LS649			SN74LS847 SN74LS849		
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, VCC (see Note 1)		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
Low-level output current, IOL				12			24	mA
Width of clock pulse, twe		20			20			ns
Setup time, t _{su}	Bus to clock	20			20			ns
Hold time, th.	Bus from clock	0			- 0			ns
Operating free-air temperature, TA	rating free-air temperature, TA			125	O		70	°C

NOTE 1: All voltage values are with respect to the network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			N54LS6 N54LS6			N74LS6 N74LS6		UNIT	
			L		MIN	TYPI	MAX	MIN	TYPI	MAX	1
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage		-		T.		0.5			0.6	V
VIK	input clamp voltage		VCC = MIN,	I ₁ = -18 mA	1		-1.5			-1.5	V
	Hysteresis (V ₂₊ - V _{T-})	, A or B input	VCC = MIN	··	0.1	0.4		0.2	0.4		$\overline{}$
ГОН	High-level output curren	t	VCC = MIN, VIL = VIL max,	V _{IH} = 2 V, V _{OH} + 5.5 V			100			100	μΑ
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	IOL = 12 mA		0.25	0.4		0.25	0.4	V
			VIL = VIL max	10L = 24 mA					0.35	0.5	*
t _i	Input current at	A or B	V	V1 = 5.5 V			0.1			0.1	
· · ·	maximum input voltage	All others	VCC = MAX,	V1 = 7 V			0.1			0.1	mΑ
I _{IH}	High-level input current		VCC = MAX,	V1 = 2.5 V			20			20	μA
IIL.	Law-level input current		VCC = MAX,	V ₁ = 0.4 V			-0.4			-0.4	mA
		'LS647	VCC = MAX.	Outputs high		79	130		79	130	
1	Total Supply Current	L304/	Outputs open	Outputs low	<u> </u>	94	150		94	150	_
CC	Inter Subbia Chilett	'LS649	VCC = MAX,	Outputs high	1	76			76		mA
		L30-13	Outputs open	Outputs low		90			90		

fifor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{^{\}ddagger}$ All Typical values are at V_{CC} = 5 V, T_{A} = 25°C.

TYPES SN54LS647, SN54LS649, SN74LS647, SN74LS649 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH OPEN-COLLECTOR OUTPUTS

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS847			'LS849			UNIT
				MIN	TYP	MAX	MIN 3	ΥP	MAX	1
t#LH	Clock	Bus	R L = 667 Ω, C L = 45 pF. See Note 2		22	35		24		ns
tPHL.					28	45	26			ns
^t PLH	Bus	Bus			17	26	23			ns
†PHL					18	27	23			ns
'PLH	Select, with bus input high [†] Select, with bus input low [†]	Bus			39	60	42			ns
TPHL					19	30	36			ns
^t PLH					33	50	38			ns
¹ PHL					29	45	27		ns	
^T PLH	Enable	Bus			25	40	25		ns	
^T PHL					33	50	35			ns
^t PLH	Direction				23	35	32			กร
TPHL					25	40	1	29		ns

TPLH = propagation delay time, low-to-high-level output tPHL = propagation delay time, high-to-low-level output

NOTE 2: Load circuits and voltage waveforms are shown on page 3-11 of The TTL Data Book for Design Engineers, second edition.

[†]These parameters are measured with the internal outputs state of the storage register opposite to that of the bus input.