Doc. Version	Date	
1.0		
Product: Broadcast FM	Radio Receiver	Page : 24

DX5767 Datasheet

Product Description

The DX5767 is a single-chip FM stereo radio for portable application with fully integrated digital low-IF selectivity and demodulation. The radio is completely adjustment-free and only requires a minimum of small and low-cost external components. The radio can tune to worldwide FM bands.

Application

MP3/MP4 players Portable radios

PDAs

Notebook PCs


Technology

RF CMOS Process
4X4 QFN24 Package

Features

- Worldwide FM Bands (70 MHz to 108 MHz)
- Digital Low-IF Receiver
- ➤ 32.768kHz/13MHz Reference Clock
- Frequency Synthesizer With Integrated VCO
- Automatic Frequency Control (AFC)
- > Automatic Gain Control (AGC)
- DSP MPX Stereo Decoder
- > DSP FM Demodulator
- > Adaptive Noise Cancellation
- ➤ MONO/Stereo Blend
- ➤ High Cut
- Software Mute
- Programmable De-emphasis
- Bass Boost
- ➤ Integrated LDO Regulator
- Supply Voltage Ranges from 2.5 V to 5.0 V

Pin Assignment



CONTENTS

1 ELECTRICAL SPECIFICATIONS	4
1.1 Absolute Maximum Ratings	4
1.2 Specifications	4
1.3 CONTROL INTERFACE TIMING	7
2 APPLICATION SCHEMATIC	8
3 BOM	8
4 FUNCTIONAL DESCRIPTION	9
4.1 Overview	9
4.2 Stereo Decoder	9
4.3 AUDIO PROCESSING	10
4.4 Tuning and Seeking under C-Mode	11
4.5 Tuning and Seeking under P-Mode	
4.6 Reference Clock	
4.7 CONTROL INTERFACE	
4.8 RESET, POWER-UP AND POWER-DOWN	
4.9 POWER SEQUENCE	13
5 REGISTERS DEFINITION	14
5.1 REGISTER OVERALL DESCRIPTION	14
5.2 REGISTER WORD DESCRIPTION	
5.3 REGISTER WORD DESCRIPTION	
6 PIN DESCRIPTIONS	22
7 PACKAGE OUTLINE	23
8 CONVECTION SOLDER REFLOW REQUIREMENTS	

1 Electrical Specifications

1.1 Absolute Maximum Ratings

Parameter	Symbol	Value	Units
Supply Voltage	V	- 0.5 to 5.8	V
Input Current	Iin	+/-10	mA
Operating Temperature	TOP	- 40 to 85	°C
Storage Temperature	TSTG	- 55 to 150	°C
RF Input Level		0.8	$V_{PP_{PP}}$

1.2 Specifications

 $(V_{BAT} = 2.5 \text{ to } 5.0 \text{ V}, T_{A} = -20 \text{ to } 85 \text{ }^{\circ}\text{C})$

Parameter	Condition	Min.	Тур.	Max.	Unit
Basic Parameters		<u> </u>			
Power Supply	VBAT	2.5	3.0	5.0	V
Low Level Input Voltage				0.3*VBAT	V
High Level Input Voltage		0.7* VBAT			V
Low Level Output Voltage ²				0.2*VBAT	V
High Level Output Voltage ²		0.8* VBAT			V
Ambient Temperature		-20	25	85	°C
Power Consumption		<u> </u>	<u> </u>	1	
Work Current Consumption'Ma	x mum Volume Output		21		mA
Idle Current Consumption	$V_{\rm BAT} = 3.0 V$		50		uA
Receiver Characteristics	L				
Frequency Range (ffm)4		70		108	MHz70
LNA Input Impedance (RIN)	$Z_{IN_LNA} = 0$		50		Ω
LIVA input impedance (KiN)	$Z_{IN_LNA} = 1$ (Default)		120		Ω
LNA Input Capacitance (CIN)			4		pF
	ftune=70~108MHz fdev=22.5kHz;				
Sensitivity	fмор=1kHz; SINAD=26dB;L=R;		1.7		uV EMF
	BAF=200Hz ~15kHz; MONO=ON				
In-band Input IP3 (IIP3INBAND)	Δf1=200kHz; Δf2=400kHz;		66		dBuV
in-ound input if 3 (iii 3iNBAND	ftune =70~108MHz				EMF

Out-band Input IP3	$\Delta f = 1MHz;$	90	92		dBuV
(IIP3outband)	frune =70~108MHz	70	72		EMF
	V _{RF} =60dBuV				
AM Suppression(AM _{SP})	FM: fdev=22.5kHz; fmod=1kHz; AM: m=0.3; fmod=1kHz; BAF=200Hz ~15kHz; MONO=ON	50	52		dB
Adjacent Channel Selectivity	Δf=±200kHz; fτυνε =70~108MHz	39	42		4D
(ACS200)	SINAD>26dB	39	42		dB
Alternate Channel Selectivity	Δf=±400kHz; ftune =70~108MHz	40	50		.ID
(ACS400)	SINAD>26dB	40	30		dB
Spurious Response Rejection	Δf>±1MHz; ftune =70~108MHz SINAD>26dB	60			dB
Audio Output Voltage ⁵	V_{RF} =60dBuV; f_{TUNE} =70 \sim 108MHz f_{DEV} =22.5kHz; f_{MOD} =1kHz; BAF=200Hz \sim 15kHz; MONO=ON; MAX. Volume		110		mV RMS
Audio Output L/R Imbalance	V_{RF} =60dBuV; $f_{\text{TUNE}}^{=70}$ ~108MHz; f_{DEV} =22.5kHz; f_{MOD} =1kHz;BAF=200Hz~15kHz;		0.1		dB
Audio Stereo Separation	V_{RF} =60dBuV; f_{TUNE} = 70~108MHz; f_{DEV} = 30%; f_{MOD} =1kHz; L=1;R=0; Pilot 10% BAF=200Hz ~15kHz;	34	35		dB
Audio Mono SINAD 6	Vrf=60dBuV; ftune = 70~108MHz; fdev =75kHz; fmod =1kHz; BAF=200Hz ~15kHz; MONO=ON		62		dB
Audio Stereo SINAD ⁶	V_{RF} =60dBuV; f_{TUNE} = 70~108MHz; f_{DEV} =75kHz; f_{MOD} =1kHz; BAF=200Hz ~15kHz; Stereo=ON		62		dB
Audio THD	V_{RF} =60dBuV; f_{TUNE} = 70~108MHz; f_{DEV} =75kHz; f_{MOD} =1kHz; BAF=200Hz ~15kHz; MONO=ON		0.07	0.1	%
De-emphasis Time Constant	DE=0		75		us
	DE=1		50		

Seek Time			50		ms/C
Power-up Time				1	S
External Reference Clock M	Tode (In Addition to 32.768kHz C	rystal Mode)	1	ı	<u> </u>
Reference Clock Frequency	Support Two Clock Frequency	32.76	8kHz or 13	BMHz	
Jitter	For Audio SNR > 40dB			1	ns
MIN. Voltage of Reference Clock	Support Both Square-wave and Sine-wave	-200		400	mV
MAX. Voltage of Reference Clock	Support Both Square-wave and Sine-wave	1200		1800	mV
32.768kHz Crystal Characte	ristics	<u> </u>	•		
Series Oscillating Impedance				100	ΚΩ
Reference Frequency Tolerance		-50		50	ppm

Notes:

- 1. For input pins SCLK,SDIO.
- 2. For Output pin SDIO.
- 3. All values are tested at VBAT/VIO = 3.0V and $25^{\circ}C$
- 4. Support more wide frequency range through change the software
- 5. External audio amplifier output.
- 6. Input reference clock is 13MHz

1.3 Control Interface Timing

Control bus supports standard I2C protocol with a maximum frequency of 400 kHz.

Parameter Symb	ol	Condition	Stand	ard-Mo	ode	Fas	st-Mod	e	Units
			MIN	TYP	MAX	MIN	TYP	MAX	
SCLK Period	Telk			10.0			2.5		us
SCLK High Time	Thigh			4.0			1.0		us
SCLK Low Time	Tlow			4.7			1.4		us
SDIO Input, SEN to SCLK ↑ Setup	Ts			50			50		ns
SDIO Input, SEN to SCLK ↑ Hold	Th			5			1.2		us
Start Condition Hold	Tsh			4.7			1.4		us
Stop Condition Setup	Tsu			4.0			1.0		us
SCLK ↑ to SDIO Output Valid	Tcdv	Read		2			2		ns
SCLK ↑ to SDIO Output High Z	Tcdz	Read		2			2		ns




Figure 1. I²C Control Interface Write Timing

2 Application Schematic




Figure 2. Application Schematic

3 BOM

Component Type Des	signation	Value (Description)	Number
	C101	100pF ±10%	1
	C102	470nF ±10%	1
Capacitors	C104	220nF ±10%	1
	C105 C106	22nF ±10%	2
	C103	0.1uF	1
Inductor	L101	56nH ±5% (LQW15AN56NJ00)	1
Crystal		32.768kHz ±50ppm	1

4 Functional Description




Figure 3. Block Diagram


4.1 Overview

The DX5767 is a single-chip FM stereo radio for portable application with fully integrated digital low-IF selectivity and demodulation. The radio is completely adjustment-free and only requires a minimum of small, low-cost external components. The radio can tune to worldwide FM bands.

With digital low intermediate frequency (low-IF) architecture and frequency synthesizer technology, DX5767 delivers superior RF performance and can be utilized to provide optimum sound quality. The improved digital processing and power management assure the low power consumption with a supply voltage range from 2.5 V to 5.0 V. The highly integrated single-chip solution makes DX5767 easier to its applications in handset, MP3 and other portable products.

4.2 Stereo Decoder

The output of the FM demodulator is a stereo multiplexed (MPX) signal. The MPX standard was developed in 1961, and is used worldwide. Today's MPX signal format consists of Left + Right (L + R) audio, Left - Right (L - R) audio and a 19 kHz pilot tone as shown in figure. The DX5767 integrated stereo decoder



automatically decodes the MPX signal using DSP techniques. The 0 to 15 kHz (L + R) signal is the mono output of the FM tuner. Stereo is generated from the (L + R), (L - R), and a 19 kHz pilot tone. The pilot tone is used as a reference to recover the (L - R) signal. Output left and right channels are obtained by adding and subtracting the (L + R) and (L - R) signals respectively.

4.3 Audio Processing

Pre-emphasis and De-emphasis is a technique used by FM broadcasters to improve the signal-to-noise ratio of FM receivers by reducing the effects of high frequency interference and noise. When the FM signal is transmitted, a pre-emphasis filter is applied to accentuate the high audio frequencies. All FM receivers incorporate a de-emphasis filter which attenuates high frequencies to restore a flat frequency response. Two time constants are used in various regions. The de-emphasis time constant is programmable to 50 or 75 μ s with the DE bit. The DX5767 de-emphasis filter and compensation effect is shown in below figure.




Figure 4. De-emphasis Filter

DX5767 has a bass boost filter to enhance low frequency.




Figure 5. Bass Boost Filter

4.4 Tuning and Seeking

Tuning needs only to update bits CHAN[9:0], then trigger it by bit Tune rising edge (from 0 to 1). The whole process requires approximately 50mS. After tuning process is completed, three values are given in read-only registers: 8-bit RSSI for signal strength, 6-bit ENVELOP_NUM for signal-to-noise ratio and 8-bit FD_NUM for frequency deviation. These values are in format of two's complement. The suggested criteria of radio station are (RSSI≥176)&(ENVELOP_NUM≤38)&(Abs(FD_NUM)≤14).

Hardware seeking function is integrated within DX5767 with less than 10 second to find a radio station. The trigger condition is control bit SEEK rising edge, i.e. bit SEEK from 0 to 1. When seeking is completed, bit STC will be sent to as 1, and the chip is tuned to new radio station frequency, if there is no station, it returns to starting frequency. STC value can be tracked to read the register through I2C. Control bit SF is the indicator of radio station, if SF=0, the current stop is a radio station, if SF=1, STC=1, it means there is no station across FM radio frequency band. Radio station frequency can be acquired from control bit READCHAN[9:0] and the tuning frequency is defined as

Frequency (MHz) = 50 kHz * READCHAN[9:0] + 70 MHz

READCHAN[9:0] is 0 for 70MHz.

Seeking can be triggered again with bit SEEK rising edge to find the next radio station after it is completed.

4.5 Reference Clock

The DX5767 can be used with 32.768 kHz crystal, the required frequency stability is less than +/-50ppm in the working temperature range. Also it accepts a 32.768 kHz or 13MHz reference clock, the required jitter is less than 1ns.

4.6 Control Interface

Two-wire slave-transceiver (I2C interface) is provided for the control er IC to read and write the control registers. Registers may be written and read when the VIO supply is applied regardless of the state of the VBAT supplies.

For two-wire operation, a transfer begins with the START condition. The control word is latched internally on rising SCLK edges. The device acknowledges the address by setting SDIO low on the next falling SCLK edge.

For write operations, the device acknowledge is followed by an eight bit data word latched internally on rising edges of SCLK. The device always acknowledges the data by setting SDIO low on the next falling SCLK edge.

For read operations, the device acknowledge is followed by an eight bit data word shifted out on falling SCLK edges. The controller IC returns an acknowledge if additional data will be transferred. The transfer ends with the STOP conditions regardless of the state of the acknowledge.

Confidential and Proprietary

4.7 RESET, Power-up and Power-down

First of all, power supply to the DX5767, with 100ns (minimum) delay, digital part circuit reset automatically.

Then, IC can be powered on with set bit "Disable", analog part circuit will be powered on with this bit control.

With action bit "Disable" was toggled to "0", 5ms latter, DSP power on reset will be active and clock will be output 0.8s latter than POR.

4.8 Power Sequence




Figure 6. Power Sequence

Power-up Sequence:

- 1. Power supply the IC with battery;
- 2. POR of I2C startup at least 100ns later after power on;
- 3. Toggle the bit "Disable=0" come to work mode and enable the LDO for both digital and analog;
- 4. Last action will trigger the DSP part power on rest action, and this action will be done in 5ms;
- 5. Refer to "Disable=0", crystal oscillator will start to oscillate and DSP clock should be ready in 800ms;
- 6. Set the MUTE and volume bit by I²C to enable audio output.

Power-down Sequence:

- 1. Set the MUTE bit low to disable the audio output
- 2. Set the bit "Disable" to 1 to power down the device
- 3. Remove power supply

5 Registers Definition

5.1 Register Overall Description

The IC address is $0010\ 000b$ This means that the first byte to be to the DX5767 should be "0x20" for a WRITE operation or "0x21" for READ operation.

Register map

												D5	D4	D3	D2	D1	D0
Reg	. Name	D15	D14	D13	D12	D11 HLSi	D10	D9	D8	D7	D6		RSSI				
00h	StatusRSSI	Mode	Reserv	ved		Flag	STC	SF	ST								
01h	ReadChan			Envelop	_Number							ReadCH	AN				
02h	QOS				Devi	ceID						FD_Num					
03h	Function	Disable	DSP	Mute	LMute	RMute	SMute	Tune	Seek	Seek _up	MONO	Stereo	HCC EN	BB EN		HLSi_ CTRL	HLSi
04h	Channel Volume	Reserv	ed	Vo	lume							СНА	N				
05h	SysConfig	Band	d Vtol		ace	DEEN	DEEN DE		AFC AFC CHK RSSI _EN _Pol CHK _EN			Rese	ved				
06h	APLLN		_Sel	_EN	_LNA	_LNA		RSS	TU		NK _Sel	APLLN					
07h	APLLK								APL	LK		_					
08h	Seek_TH				Seek	_TH				PGA_l	RD_TH	En	velop_TH			FD_TH	
09h								Reser	ved	3							
0Ah								Reser	ved								
0Bh								Reser	ved								
0Ch	Reserved																
0Dh	Reserved																
0Eh								Reser	ved								

5.2 Register Word Description

Register	Default	Туре	Function
00h	0x0800	R	StatusRSSI
01h	0x02F8	R	ReadChan
02h	0xA600	R	QOS, DeviceID
03h	0xE481	R/W	Function
04h	0x3EF8	R/W	Channel, Volume
05h	0x1F40	R/W	SysConfig
06h	0x385A	R/W	APLLN
07h	0xE8AC	R/W	APLLK
08h	0xB0F1 R/W		Seek Threshold
09h	0x8BAA	R/W	Reserved
0Ah	0xC604	R/W	Reserved
0Bh	0x6D25	R/W	Reserved
0Ch	0xFFFC	R/W	Reserved
0Dh	0x120F	R/W	Reserved
0Eh	0x451D	R/W	Reserved

5.3 Register Word Description

Bit	Word	Bit	Type	Default	Function Description
StatusRSSI					
Mode_SEN	00h	15	R	0	12C Mode Indicator 0C-Mode 1P-Mode
HLSi_FLAG	00h	11	R	1	HLSi status indicator in auto mode 0Low side injection 1High side injection

			1	1	Seek/Tune Complete
					0Not complete
					1Complete
STC	00h	10	R	0	STC flag is set when seek or tune operation
SIC	UUN	10	K	0	1
					completes. Set the SEEK or TUNE bit low
					(both of TUNE and SEEK are low) will clear
					STC.
					Seek Fail
					0Seek successful
					1Seek failure
SF	00h	9	R	0	The seek fail flag is set when the seek
					operation fails to find a channel with
					$RSSI[7:0] >= \{SEEKTH[7:0]\} $ (before map).
					Setting the SEEK bit low will clear SF.
					Stereo Indicator
ST 00h		8	R	0	0Mono
					1Stereo
					Received Signal Strength Indicator (RSSI)
RSSI	00h	7:0	R	0x00	RSSI scale is logarithmic, 1db/step
					reser source is regardinine, recorseep
ReadChan					
Envelop_NUM	01h	15:10	R	0	Envelop detection
					Current Channel No
					Channel Frequency=50kHz*ReadCHAN +
				760	70MHz
ReadCHAN	01h	9:0	R	108MHz	ReadCHAN is updated according to CHAN
				10011112	in the beginning of tune operation, or
					updated during seek operation.
					apatica during seek operation.
QOS					
DeviceID	02h	15:8	R	0xA7	
					<u> </u>
FD_NUM	02h	7:0	R	0x00	Frequency deviation
Function					•
	T				Power Down control
Disable	03h	15	R/W	1	0Work mode
					1Power down mode (Only I2C supply is on
			<u> </u>	<u> </u>	<u> </u>

					for digital control access.)
					DSP reset software control
Reset_DSP	03h	14	R/W	1	0Reset DSP
_					1Normal operation
					Mute
Mute	03h	13	R/W	1	1Mute L/R channel
					0Normal operation
					Left Mute
LMute	03h	12	R/W	0	1Mute
Liviute	0311	12	10, 11	V	0Normal operation
					Right Mute
RMute	03h	11	R/W	0	1Mute
Riviule	USh	11	K/W	U	0Normal operation
					^
					Soft Mute Disable
SMute	03h	10	R/W	1	0Mute (if RSSI <rssi_mute mute<="" td="" then=""></rssi_mute>
					L/R)
					1Normal operation(do not mute)
					Tune Enable
					0Disable
					1Enable
Tune	03h	9	R/W	0	The tune operation begins when the TUNE
					bit is set high. The STC bit is set high when
					the tune operation completes. Set TUNE=0
					(1->0) (by i2c), will clear STC registers.
					Seek Enable
Seek	03h	8	R/W	0	0Disable
					1Enable
					Seek process
SeekUp 03h		7	R/W	1	0Seek down
					1Seek up
					Mono Selection
MONO	03h	6	R/W	0	0Auto mode
					1Force in mono mode
			-		Force in stereo mode
					0No force (means Stereo Noise Canceling
Stereo	03h	5	R/W	0	On)
					1If detect pilot, then force to stereo
					(means Stereo Noise Canceling Off)
					(and Stored Proise Currening Off)

HCC_EN	03h	4	R/W	0	High Cut Enable 0Bypass high cut filter 1Enable high cut filter The hccen signal to other digital part is decided by HCCEN, RSSIEN, RSSI(before map), RSSI_HCC registers. If HCCEN=1, hccen=1; If HCCEN=0 and RSSIEN=0, hccen=0; If HCCEN=0 and RSSIEN=1, If RSSI<={ RSSI_HCC,00 00}, hccen=1; else hccen=0.	
BB_EN	03h	3	R/W	0	Bass Boost Enable 0Disable 1Enable	
HLSi_CTRL	03h 1		R/W	0	High-Low side injection control 0Manually control 1Automatically control	
HLSi	03h	0	R/W	1	High/Low side injection in manual mode 0Low side injection 1High side injection	
Channel Volume	Channel Volume					
Volume	04h	13:10	R/W	1111	Volume 0000Min. volume 1111Max. volume	
CHAN	04h	9:0	R/W	760 108MHz	Channel Selection Frequency = 50kHz*CHAN + 70MHz CHAN is updated every tune	
SysConfig						
Band	05h	15:14	R/W	00	Band Select 0087.5MHz~108MHz (US/Europe, China) 1076MHz~90MHz(Japan) 1170MHz~108MHz	
Space	05h	13:12	R/W	01	Channel Spacing 00200kHz 01100kHz (Europe, Japan) 1050kHz (USA)	

DEEN 05h 11 R/W 1 0Disable 1Enable DE 05h 10 R/W 1 075 μs (USA) 150 μs (China) AFC_EN 05h 9 R/W 1 0No AFC 1in Tune module AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
DE 05h 10 R/W 1 075 μs (USA) 150 μs (China) AFC_EN 05h 9 R/W 1 0No AFC 1in Tune module AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN QOS_CHK 05h 7 R/W 0 Quality of Signal check method Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
DE 05h 10 R/W 1 075 μs (USA) 150 μs (China) AFC mode selection AFC_EN 05h 9 R/W 1 0No AFC 1in Tune module AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
DE 05h 10 R/W 1 075 μs (USA) 150 μs (China) AFC mode selection AFC_EN 05h 9 R/W 1 0No AFC 1in Tune module AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
AFC_EN 05h 9 R/W 1 0No AFC 1in Tune module AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN 05h 7 R/W 0 Quality of Signal check method Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
AFC_EN O5h 9 R/W 1 ONo AFC 1in Tune module AFC_Polarity O5h 8 R/W 1 OLow LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN QOS_CHK O5h 7 R/W O Quality of Signal check method Enable RSSI result update RSSITU. ORSSI disable, tuning module use RSSITU written by bus as rssi value.
AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN QOS_CHK 05h 7 R/W 0 Quality of Signal check method Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN QOS_CHK 05h 7 R/W 0 Quality of Signal check method Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN QOS_CHK 05h 7 R/W 0 Quality of Signal check method Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
AFC_Polarity 05h 8 R/W 1 0Low LO, + AFCIN; high LO, -AFCIN 1Low LO, - AFCIN; high LO, +AFCIN QOS_CHK 05h 7 R/W 0 Quality of Signal check method Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
QOS_CHK 05h 7 R/W 0 Quality of Signal check method Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
QOS_CHK 05h 7 R/W 0 Quality of Signal check method Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
Enable RSSI result update RSSITU. 0RSSI disable, tuning module use RSSITU written by bus as rssi value.
0RSSI disable, tuning module use RSSITU written by bus as rssi value.
RSSITU written by bus as rssi value.
RSSI_EN 05h 6 R/W 1 1RSSI enable, tuning module use RSSI
generated in FM demodulator as rssi value.
It is also related to DMUTE and HCCEN.
See DMUTE and HCCEN register definition.
APLLN
Crystal selection
Xtal_Sel 06h 14 R/W 0 032.768kHz
113MHz
Interal crystal oscillator enable signal
0Disable oscillator circuit and enable
differential pair as buffer but
Xtal_EN 06h 13 R/W 1 will not use it as buffer
1Enable oscillator circuit, it can support
XTAL, but also use it as
13.768kHz and 13MHz buffer
LNA ON/bypass control when AGC PD
ON_LNA 06h 12 R/W 1 0Low gain (bypass LNA)
1High gain (LNA active)
LNA input impedance
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ZIN_LNA 06h 11 R/W 1 050ohm input impedance 1120ohm input impedance

RSSITU	06h	10:7	R/W	0000	RSSI value written by I2C for Tuning module. RSSITU is written by bus. If RSSIEN=0, tuning module use RSSITU as rssi value. If RSSIEN=1, tuning module use the rssi generated in FM demodulator, and RSSITU is ignored.
APLL_NK_SEL	06h	6	R/W	1	APLL N/K mode selection 0N/K value used in APLL is APLLN and APLLK (registers) set by I2C 1N/K value used in APLL is generated in tuning module
APLLN	06h	5:0	R/W	26	N to APLL when APLL_NK_SEL=0
APLLK					
APLLK	07h	15:0	R/W	59564	K to APLL when APLL_NK_SEL=0
Seek_TH	1				
SeekTH	08h	15:8	R/W	176	Seek Threshold 11001001201 11111111Max. RSSI RSSI scale is logarithmic.
PGA_RD_TH	08h	7:6	R/W	11	PGA range detector switching threshold 0035000 0130000 1025000 1120000
Envelop_TH	08h	5:3	R/W	110	Envelop detection threshold 000224 (14) 001288 (18) 010352 (22) 011416 (26) 100480 (30) 101544 (34) 110608 (38) 111672 (42)
FD_TH	08h	2:0	R/W	001	Frequency deviation detection threshold 00012


	0011	4
	0101	6
	0111	8
	1002	0
	1012	2
	1102	4
	1112	6

6 PIN Descriptions

PIN Name		Description		
1	RFIN	RF Single-end input		
2	GND	Ground		
3	DPLL_LPF	Digital PLL LPF		
4	GND	Ground		
5	OSC	Crystal Single-end Input		
6	NC	Not Connect		
7	NC	Not Connect		
8	NC	Not Connect		
9	SDIO	I2C Data		
10	SCLK	I2C Clock		
11	NC	Not Connect		
12	VBAT	Batter Power Supply		
13	VBAT	Batter Power Supply		
14	GND	Ground		
15	NC	Not Connect		
16	NC	Not Connect		
17	GND	Ground		
18	ROUT	Right Audio Output		
19	LOUT	Left Audio Output		
20	NC	Not Connect		
21	VCO_LP	Noinverting port for external inductor for Analog VCO		
22	VCO_LN	Inverting port for external inductor for Analog VCO		
23	GND	Ground		
24	APLL_LPF	Analog PLL LPF		

7 Package Outline

QFN24 pin. 4 X4 X 0.9mm



8 Convection Solder Reflow Requirements

Reflow Condition	SnPb Process	Pb-Free Process
Average ramp-up rate (TL to Peak)	3 C/second max.	3 C/second max.
Preheat		
- Temperature Min (Tsmin)	100 C	150 C
- Temperature Max (Tsmax)	150 C	200 C
- Time (min to max) (ts)	60-120 seconds	60-180 seconds
Tsmax to TL - Ramp-up Rate	3 C/second max.	3 C/second max.
Time maintained above: - Temperature (TL)	183 C	217 C

Confidential and Proprietary

- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature (Tp)	240 +0/-5oC	260 +5/-0oC
Time within 5 C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6 C/second max.	6 C/second max.
Time 25 C to Peak Temperature	180-360 seconds.	300-480 seconds

The peak temperatures shown in the tables are the target temperatures. A range of 10 C is allowed if needed due to convection oven/board loading limitations. For the SnPb process the allowable temperatures range is +5/-5 C and for the Pb-free process the allowable range is +10/-0 C.

