

## 4-bit Single Chip Microcomputer



- Core CPU Architecture
- SVD Circuit/Comparator
- Melody Circuit
- 288 Segments for LCD

### ■ DESCRIPTION

The E0C6282 is an advanced single-chip CMOS 4-bit microcomputer consisting of the E0C6200A CMOS 4-bit core CPU. It also contains the ROM, RAM, LCD driver circuit, time base counter, stopwatch counter and melody generation circuit.

The E0C6282 provides an excellent solution for low-power consumption systems with clock functions.

### ■ FEATURES


- CMOS LSI ..... 4-bit parallel processing
- Clock ..... 32.768kHz/1MHz
- Instruction set ..... 100 instructions
- Instruction cycle time ..... 153μsec, 214μsec or 366μsec at 32kHz (depending on instruction)  
5μsec, 7μsec or 12μsec at 1MHz (depending on instruction)
- ROM capacity ..... 2,048 × 12 bits
- RAM capacity ..... 224 × 4 bits (include segment memory)
- Input port ..... 5 bits (pull-down resistors are available by mask option)
- Output port ..... 5 bits (general purpose port)
  - 2 bits (for melody output): MO, MO (also used as the external CR connecting terminal for envelope)
  - 1 bit (for clock output: frequency can be selected from 256Hz through 32kHz by mask option)
- Built-in stopwatch timer
- Built-in analog comparator
- I/O port ..... 4 bits
- LCD driver ..... 42 segments × 4 commons/38 segments × 8 commons  
(1/4 or 1/8 duty is selectable by mask option)
- Built-in supply voltage detection (SVD) circuit
- Built-in melody generation circuit ..... Melody memory capacity : 128 words  
Interval memory capacity : 32 words (including one pause note)
- Interrupts ..... External : Input interrupt 2 lines  
Internal : Timer interrupt 2 lines  
Melody completion interrupt 1 line
- Current consumption ..... E0C6282/62L82
  - HALT mode (32.768kHz) : 1.5μA (Typ.)
  - OPERATING mode (32.768kHz) : 4.0μA (Typ.)
- Package ..... QFP5-80pin (plastic), QFP14-80pin (plastic)  
Die form

### ■ LINE UP



Model	Supply voltage	Clock
E0C62L82	1.5V (1.1V to 3.5V)	32kHz (Crystal or CR oscillation)
E0C6282	3.0V (2.2V to 5.5V)	32kHz (Crystal or CR oscillation)
E0C62A82	3.0V (2.2V to 5.5V)	32kHz (Crystal or CR oscillation) & 1MHz (Ceramic or CR oscillation)

# E0C6282

## ■ BLOCK DIAGRAM



## ■ PIN CONFIGURATION



## ■ PIN DESCRIPTION

Pin name	Pin No.		In/Out	Function
	QFP5-80pin	QFP14-80pin		
VDD	1	79	I	Power source (+) terminal
Vss	75	73	I	Power source (-) terminal
Vs1	78	76	-	Oscillation and internal logic system regulated voltage output terminal
VL1-VL4	71-74	69-72	-	LCD system power source terminal
CA-CD	67-70	65-68	-	LCD system booster capacitor connecting terminal
OSC1	80	78	I	Crystal or CR oscillation input terminal
OSC2	79	77	O	Crystal or CR oscillation output terminal
OSC3	77	75	I	Ceramic or CR oscillation input terminal (62A82 only)
OSC4	76	74	O	Ceramic or CR oscillation output terminal (62A82 only)
K00-K00, K10	32-35, 31	30-33, 29	I	Input terminal
P00-P03	63-66	61-64	I/O	I/O terminal
R00-R03	23-26	21-24	O	Output terminal
R10	30	28	O	Output terminal (FOUT output available by mask option)
R11	29	27	O	Output terminal
R12	28	26	O	Output terminal (Melody inverted output and envelope function available by mask option)
MO	27	25	O	Melody signal output terminal
CMPP	37	35	I	Analog comparator non-inverted input terminal
CMPM	38	36	I	Analog comparator inverted input terminal
SEG0-37	3-22, 43-58	1-20, 41-56	O	LCD segment output terminal (Convertible to DC output by mask option) SEG20 and 21 may be used only when the chip has been supplied
COM0-3	39-42	37-40	O	LCD common output terminal
SEG38-41	59-62	57-60	O	LCD segment output terminal when 1/4 duty is selected LCD common output terminal when 1/8 duty is selected
COM4-7				
RESET	36	34	I	Initial reset input terminal
TEST	2	80	I	Test input terminal

## ■ ELECTRICAL CHARACTERISTICS

### ● Absolute Maximum Ratings

(VDD=0V)

Rating	Symbol	Value	Unit
Supply voltage	Vss	-6.0 to 0.5	V
Input voltage (1)	VI	Vss - 0.3 to 0.5	V
Input voltage (2)	Viosc	Vs1 - 0.3 to 0.5	V
Permissible total output current *1	$\Sigma I_{VSS}$	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / Time	Tsol	260°C, 10sec (lead section)	-
Permissible dissipation *2	Pd	250	mW

\*1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is drawn in).

\*2: In case of plastic package (QFP5-80pin, QFP14-80pin).

### ● Recommended Operating Conditions

(Ta=-20 to 70°C)						
Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	Vss	VDD=0V	-5.5	-3.0	-2.2	V
Oscillation frequency	fosc1		-	32.768	-	kHz

## E0C62L82

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	Vss	VDD=0V	-3.5	-1.5	-1.1	V
		VDD=0V, With software control *1	-3.5	-1.5	-0.9 *2	V
		VDD=0V, When the analog comparator is used	-3.5	-1.5	-1.3	V
Oscillation frequency	fosc1		-	32.768	-	kHz

\*1: When switching to heavy load protection mode. The SVD circuit and analog voltage comparator are turned OFF.

\*2: The possibility of LCD panel display differs depending on the characteristics of the LCD panel.

## E0C62A82

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	Vss	VDD=0V	-5.5	-3.0	-2.2	V
Oscillation frequency (1)	fosc1		-	32.768	-	kHz
Oscillation frequency (2)	fosc3	duty 50±5%	-	1,000	-	kHz

# E0C6282

## ● DC Characteristics

### E0C6282/62A82

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-3.0V, fosc<sub>1</sub>=32.768kHz, Ta=25°C, V<sub>S1</sub>/V<sub>L1</sub>–V<sub>L4</sub> are internal voltage, C<sub>1</sub>–C<sub>6</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V <sub>IH1</sub>	K00–K03, K10, P00–P03	0.2•V <sub>SS</sub>		0	V
High level input voltage (2)	V <sub>IH2</sub>	RESET, TEST	0.10•V <sub>SS</sub>		0	V
Low level input voltage (1)	V <sub>IL1</sub>	K00–K03, K10, P00–P03	V <sub>SS</sub>		0.8•V <sub>SS</sub>	V
Low level input voltage (2)	V <sub>IL2</sub>	RESET, TEST	V <sub>SS</sub>		0.90•V <sub>SS</sub>	V
High level input current (1)	I <sub>IH1</sub>	V <sub>IH1</sub> =0V No pull down resistor	K00–K03, K10, P00–P03 CMPP, CMPM	0		0.5 μA
High level input current (2)	I <sub>IH2</sub>	V <sub>IH2</sub> =0V With pull down resistor	K00–K03, K10	5		16 μA
High level input current (3)	I <sub>IH3</sub>	V <sub>IH3</sub> =0V With pull down resistor	P00–P03 RESET, TEST	30		100 μA
Low level input current	I <sub>IL</sub>	V <sub>IL</sub> =V <sub>SS</sub>	K00–K03, K10, P00–P03 CMPP, CMPM RESET, TEST	-0.5		0 μA
High level output current (1)	I <sub>OH1</sub>	V <sub>OH1</sub> =0.1•V <sub>SS</sub>	R11			-1.0 mA
High level output current (2)	I <sub>OH2</sub>	V <sub>OH2</sub> =0.1•V <sub>SS</sub>	R00–R03, R10, P00–P03			-1.0 mA
High level output current (3)	I <sub>OH3</sub>	V <sub>OH3</sub> =0.1•V <sub>SS</sub>	MO, R12			-2.0 mA
Low level output current (1)	I <sub>OL1</sub>	V <sub>OL1</sub> =0.9•V <sub>SS</sub>	R11	3.0		mA
Low level output current (2)	I <sub>OL2</sub>	V <sub>OL2</sub> =0.9•V <sub>SS</sub>	R00–R03, R10, P00–P03	3.0		mA
Low level output current (3)	I <sub>OL3</sub>	V <sub>OL3</sub> =0.9•V <sub>SS</sub>	MO, R12	4.5		mA
Common output current 1/4 duty	I <sub>OH4</sub>	V <sub>OH4</sub> =-0.05V	COM0–COM3			-3 μA
	I <sub>OL4</sub>	V <sub>OL4</sub> =V <sub>L3</sub> +0.05V		3		μA
Segment output current (during LCD output)1/4 duty	I <sub>OH5</sub>	V <sub>OH5</sub> =-0.05V	SEG0–SEG41			-3 μA
	I <sub>OL5</sub>	V <sub>OL5</sub> =V <sub>L3</sub> +0.05V		3		μA
Segment output current (during DC output) 1/4 duty	I <sub>OH6</sub>	V <sub>OH6</sub> =0.1•V <sub>SS</sub>	SEG0–SEG41			-300 μA
	I <sub>OL6</sub>	V <sub>OL6</sub> =0.9•V <sub>SS</sub>		300		μA
Common output current 1/8 duty	I <sub>OH7</sub>	V <sub>OH7</sub> =-0.05V	COM0–COM7			-3 μA
	I <sub>OL7</sub>	V <sub>OL7</sub> =V <sub>L4</sub> +0.05V		3		μA
Segment output current (during LCD output)1/8 duty	I <sub>OH8</sub>	V <sub>OH8</sub> =-0.05V	SEG0–SEG37			-3 μA
	I <sub>OL8</sub>	V <sub>OL8</sub> =V <sub>L4</sub> +0.05V		3		μA
Segment output current (during DC output) 1/8 duty	I <sub>OH9</sub>	V <sub>OH9</sub> =0.1•V <sub>SS</sub>	SEG0–SEG37			-300 μA
	I <sub>OL9</sub>	V <sub>OL9</sub> =0.9•V <sub>SS</sub>		300		μA

### E0C62L82

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-1.5V, fosc<sub>1</sub>=32.768kHz, Ta=25°C, V<sub>S1</sub>/V<sub>L1</sub>–V<sub>L4</sub> are internal voltage, C<sub>1</sub>–C<sub>6</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	V <sub>IH1</sub>	K00–K03, K10, P00–P03	0.2•V <sub>SS</sub>		0	V
High level input voltage (2)	V <sub>IH2</sub>	RESET, TEST	0.10•V <sub>SS</sub>		0	V
Low level input voltage (1)	V <sub>IL1</sub>	K00–K03, K10, P00–P03	V <sub>SS</sub>		0.8•V <sub>SS</sub>	V
Low level input voltage (2)	V <sub>IL2</sub>	RESET, TEST	V <sub>SS</sub>		0.90•V <sub>SS</sub>	V
High level input current (1)	I <sub>IH1</sub>	V <sub>IH1</sub> =0V No pull down resistor	K00–K03, K10, P00–P03 CMPP, CMPM	0		0.5 μA
High level input current (2)	I <sub>IH2</sub>	V <sub>IH2</sub> =0V With pull down resistor	K00–K03, K10	2.0		10 μA
High level input current (3)	I <sub>IH3</sub>	V <sub>IH3</sub> =0V With pull down resistor	P00–P03 RESET, TEST	9.0		60 μA
Low level input current	I <sub>IL</sub>	V <sub>IL</sub> =V <sub>SS</sub>	K00–K03, K10, P00–P03 CMPP, CMPM RESET, TEST	-0.5		0 μA
High level output current (1)	I <sub>OH1</sub>	V <sub>OH1</sub> =0.1•V <sub>SS</sub>	R11			-450 μA
High level output current (2)	I <sub>OH2</sub>	V <sub>OH2</sub> =0.1•V <sub>SS</sub>	R00–R03, R10, P00–P03			-200 μA
High level output current (3)	I <sub>OH3</sub>	V <sub>OH3</sub> =0.1•V <sub>SS</sub>	MO, R12			-0.8 mA
High level output current (4)	I <sub>OH4</sub>	V <sub>OH4</sub> =0.1•V <sub>SS</sub> When envelope is used	MO (R12=Normal H level)			-0.4 mA
Low level output current (1)	I <sub>OL1</sub>	V <sub>OL1</sub> =0.9•V <sub>SS</sub>	R11	1,300		μA
Low level output current (2)	I <sub>OL2</sub>	V <sub>OL2</sub> =0.9•V <sub>SS</sub>	R00–R03, R10, P00–P03	700		μA
Low level output current (3)	I <sub>OL3</sub>	V <sub>OL3</sub> =0.9•V <sub>SS</sub>	MO, R12	1.5		mA
Low level output current (4)	I <sub>OL4</sub>	V <sub>OL4</sub> =0.9•V <sub>SS</sub> When envelope is used	MO (R12=Normal L level)	750		μA
Common output current 1/4 duty	I <sub>OH5</sub>	V <sub>OH5</sub> =-0.05V	COM0–COM3			-3 μA
	I <sub>OL5</sub>	V <sub>OL5</sub> =V <sub>L3</sub> +0.05V		3		μA
Segment output current (during LCD output)1/4 duty	I <sub>OH6</sub>	V <sub>OH6</sub> =-0.05V	SEG0–SEG41			-3 μA
	I <sub>OL6</sub>	V <sub>OL6</sub> =V <sub>L3</sub> +0.05V		3		μA
Segment output current (during DC output) 1/4 duty	I <sub>OH7</sub>	V <sub>OH7</sub> =0.1•V <sub>SS</sub>	SEG0–SEG41			-100 μA
	I <sub>OL7</sub>	V <sub>OL7</sub> =0.9•V <sub>SS</sub>		130		μA
Common output current 1/8 duty	I <sub>OH8</sub>	V <sub>OH8</sub> =-0.05V	COM0–COM7			-3 μA
	I <sub>OL8</sub>	V <sub>OL8</sub> =V <sub>L4</sub> +0.05V		3		μA
Segment output current (during LCD output)1/8 duty	I <sub>OH9</sub>	V <sub>OH9</sub> =-0.05V	SEG0–SEG37			-3 μA
	I <sub>OL9</sub>	V <sub>OL9</sub> =V <sub>L4</sub> +0.05V		3		μA
Segment output current (during DC output) 1/8 duty	I <sub>OH10</sub>	V <sub>OH10</sub> =0.1•V <sub>SS</sub>	SEG0–SEG37			-100 μA
	I <sub>OL10</sub>	V <sub>OL10</sub> =0.9•V <sub>SS</sub>		130		μA

## ● Analog Circuit Characteristics and Current Consumption

### E0C6282 (Normal Operating Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-3.0V, fosc1=32.768kHz, Ta=25°C, C<sub>G</sub>=25pF, V<sub>S1</sub>/V<sub>L1</sub>–V<sub>L4</sub> are internal voltage, C<sub>1</sub>–C<sub>6</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	0.5•V <sub>L2</sub> -0.1		0.5•V <sub>L2</sub> +0.1	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	-2.25	-2.10	-1.95	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.9	V
	V <sub>L4</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L4</sub> (without panel load)	4•V <sub>L1</sub> -0.1		4•V <sub>L1</sub> ×0.9	V
SVD voltage	V <sub>SVD</sub>		-2.55	-2.40	-2.25	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Analog comparator input voltage	V <sub>IP</sub>	Noninverted input (CMPP)	V <sub>SS</sub> +0.3		V <sub>DD</sub> -0.9	V
	V <sub>IM</sub>	Inverted input (CMPM)				
Analog comparator offset voltage	V <sub>OF</sub>				10	mV
Analog comparator response time	t <sub>CMP</sub>	V <sub>IP</sub> =-1.5V, V <sub>IM</sub> =V <sub>IP</sub> ±15mV			1	mS
Current consumption	I <sub>OP1</sub>	During HALT *1	Without panel load OSC1 is crystal oscillation	1.5	3.0	μA
		During operation *1		4.0	7.0	μA
	I <sub>OP2</sub>	During HALT *1	Without panel load OSC1 is CR oscillation	6.0	10.5	μA
		During operation *1		8.7	14.0	μA

\*1: The SVD circuit and analog voltage comparator are turned OFF.

### E0C6282 (Heavy Load Protection Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-3.0V, fosc1=32.768kHz, Ta=25°C, C<sub>G</sub>=25pF, V<sub>S1</sub>/V<sub>L1</sub>–V<sub>L4</sub> are internal voltage, C<sub>1</sub>–C<sub>6</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	0.5•V <sub>L2</sub> -0.1		0.5•V <sub>L2</sub> +0.1	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	-2.25	-2.10	-1.95	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.9	V
	V <sub>L4</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L4</sub> (without panel load)	4•V <sub>L1</sub> -0.1		4•V <sub>L1</sub> ×0.9	V
SVD voltage	V <sub>SVD</sub>		-2.55	-2.40	-2.25	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Analog comparator input voltage	V <sub>IP</sub>	Noninverted input (CMPP)	V <sub>SS</sub> +0.3		V <sub>DD</sub> -0.9	V
	V <sub>IM</sub>	Inverted input (CMPM)				
Analog comparator offset voltage	V <sub>OF</sub>				10	mV
Analog comparator response time	t <sub>CMP</sub>	V <sub>IP</sub> =-1.5V, V <sub>IM</sub> =V <sub>IP</sub> ±15mV			1	mS
Current consumption	I <sub>OP1</sub>	During HALT *1	Without panel load OSC1 is crystal oscillation	11.5	33.0	μA
		During operation *1		14.0	37.0	μA
	I <sub>OP2</sub>	During HALT *1	Without panel load OSC1 is CR oscillation	16.0	40.5	μA
		During operation *1		18.7	44.0	μA

\*1: The SVD circuit and analog voltage comparator are turned OFF.

### E0C62L82 (Normal Operating Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-1.5V, fosc1=32.768kHz, Ta=25°C, C<sub>G</sub>=25pF, V<sub>S1</sub>/V<sub>L1</sub>–V<sub>L4</sub> are internal voltage, C<sub>1</sub>–C<sub>6</sub>=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	-1.15	-1.05	-0.95	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	2•V <sub>L1</sub> -0.1		2•V <sub>L1</sub> ×0.9	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.9	V
	V <sub>L4</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L4</sub> (without panel load)	4•V <sub>L1</sub> -0.1		4•V <sub>L1</sub> ×0.9	V
SVD voltage	V <sub>SVD</sub>		-1.30	-1.20	-1.10	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Analog comparator input voltage	V <sub>IP</sub>	Noninverted input (CMPP)	V <sub>SS</sub> +0.3		V <sub>DD</sub> -0.9	V
	V <sub>IM</sub>	Inverted input (CMPM)				
Analog comparator offset voltage	V <sub>OF</sub>				20	mV
Analog comparator response time	t <sub>CMP</sub>	V <sub>IP</sub> =-1.1V, V <sub>IM</sub> =V <sub>IP</sub> ±30mV			1	mS
Current consumption	I <sub>OP1</sub>	During HALT *1	Without panel load OSC1 is crystal oscillation	1.5	3.0	μA
		During operation *1		4.0	7.0	μA
	I <sub>OP2</sub>	During HALT *1	Without panel load OSC1 is CR oscillation	6.0	10.5	μA
		During operation *1		8.7	14.0	μA

\*1: The SVD circuit and analog voltage comparator are turned OFF.

# E0C6282

## E0C62L82 (Heavy Load Protection Mode)

(Unless otherwise specified: VDD=0V, VSS=-1.5V, fosc1=32.768kHz, Ta=25°C, CG=25pF, VS1/VL1–VL4 are internal voltage, C1–C6=0.1μF)

Characteristic	Symbol	Condition		Min.	Typ.	Max.	Unit
Internal voltage	VL1	Connect 1MΩ load resistor between VDD and VL1 (without panel load)	-	-1.15	-1.05	-0.95	V
	VL2	Connect 1MΩ load resistor between VDD and VL2 (without panel load)	-	2•VL1 -0.1		2•VL1 ×0.85	V
	VL3	Connect 1MΩ load resistor between VDD and VL3 (without panel load)	-	3•VL1 -0.1		3•VL1 ×0.85	V
	VL4	Connect 1MΩ load resistor between VDD and VL4 (without panel load)	-	4•VL1 -0.1		4•VL1 ×0.85	V
SVD voltage	VSVD		-	-1.30	-1.20	-1.10	V
SVD circuit response time	tSVD		-			100	μS
Analog comparator input voltage	ViP	Noninverted input (CMPP)	Vss+0.3			VDD-0.9	V
	ViM	Inverted input (CMPM)					
Analog comparator offset voltage	VOF					20	mV
Analog comparator response time	tCMP	ViP=-1.1V, ViM=ViP±30mV				1	ms
Current consumption	IOP1	During HALT *1	Without panel load		2.5	6.0	μA
		During operation *1	OSC1 is crystal oscillation		7.0	12.0	μA
	IOP2	During HALT *1	Without panel load		11.5	20.5	μA
		During operation *1	OSC1 is CR oscillation		16.5	27.0	μA

\*1: The SVD circuit and analog voltage comparator are turned OFF.

## E0C62A82 (Normal Operating Mode)

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc1=32.768kHz, Ta=25°C, CG=25pF, VS1/VL1–VL4 are internal voltage, C1–C6=0.1μF)

Characteristic	Symbol	Condition		Min.	Typ.	Max.	Unit
Internal voltage	VL1	Connect 1MΩ load resistor between VDD and VL1 (without panel load)	-	0.5•VL2 -0.1		0.5•VL2 +0.1	V
	VL2	Connect 1MΩ load resistor between VDD and VL2 (without panel load)	-	-2.25	-2.10	-1.95	V
	VL3	Connect 1MΩ load resistor between VDD and VL3 (without panel load)	-	3•VL1 -0.1		3•VL1 ×0.9	V
	VL4	Connect 1MΩ load resistor between VDD and VL4 (without panel load)	-	4•VL1 -0.1		4•VL1 ×0.9	V
SVD voltage	VSVD		-	-2.55	-2.40	-2.25	V
SVD circuit response time	tSVD		-			100	μS
Analog comparator input voltage	ViP	Noninverted input (CMPP)	Vss+0.3			VDD-0.9	V
	ViM	Inverted input (CMPM)					
Analog comparator offset voltage	VOF		-			10	mV
Analog comparator response time	tCMP	ViP=-1.5V, ViM=ViP±15mV	-			1	ms
Current consumption	IOP1	During HALT *1	Without panel load		1.70	3.0	μA
		During operation at 32kHz *1	OSC1 is crystal oscillation		4.0	7.0	μA
		During operation at 1MHz *2	oscillation		150.0	300.0	μA
	IOP2	During HALT *1	Without panel load		30	60	μA
		During operation at 32kHz *1	OSC1 is CR oscillation		30	60	μA
		During operation at 1MHz *2			160	300	μA

\*1: The OSC3 circuit, SVD circuit and analog voltage comparator are turned OFF.

\*2: The SVD circuit and analog voltage comparator are turned OFF.

## E0C62A82 (Heavy Load Protection Mode)

(Unless otherwise specified: VDD=0V, VSS=-3.0V, fosc1=32.768kHz, Ta=25°C, CG=25pF, VS1/VL1–VL4 are internal voltage, C1–C6=0.1μF)

Characteristic	Symbol	Condition		Min.	Typ.	Max.	Unit
Internal voltage	VL1	Connect 1MΩ load resistor between VDD and VL1 (without panel load)	-	0.5•VL2 -0.1		0.5•VL2 +0.1	V
	VL2	Connect 1MΩ load resistor between VDD and VL2 (without panel load)	-	-2.25	-2.10	-1.95	V
	VL3	Connect 1MΩ load resistor between VDD and VL3 (without panel load)	-	3•VL1 -0.1		3•VL1 ×0.9	V
	VL4	Connect 1MΩ load resistor between VDD and VL4 (without panel load)	-	4•VL1 -0.1		4•VL1 ×0.9	V
SVD voltage	VSVD		-	-2.55	-2.40	-2.25	V
SVD circuit response time	tSVD		-			100	μS
Analog comparator input voltage	ViP	Noninverted input (CMPP)	Vss+0.3			VDD-0.9	V
	ViM	Inverted input (CMPM)					
Analog comparator offset voltage	VOF		-			10	mV
Analog comparator response time	tCMP	ViP=-1.5V, ViM=ViP±15mV	-			1	ms
Current consumption	IOP1	During HALT *1	Without panel load		11.7	33.0	μA
		During operation at 32kHz *1	OSC1 is crystal oscillation		14.0	37.0	μA
		During operation at 1MHz *2	oscillation		160.0	330.0	μA
	IOP2	During HALT *1	Without panel load		40	90	μA
		During operation at 32kHz *1	OSC1 is CR oscillation		40	90	μA
		During operation at 1MHz *2			200	420	μA

\*1: The OSC3 circuit, SVD circuit and analog voltage comparator are turned OFF.

\*2: The SVD circuit and analog voltage comparator are turned OFF.

## ● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

### E0C6282/62A82 (OSC1 Crystal oscillation)

(Unless otherwise specified: VDD=0V, Vss=-3.0V, Crystal: C-002R (Cl=35kΩ), Cg=25pF, Cd=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤3sec (Vss)	-2.2			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-2.2			V
Built-in capacitance (drain)	Cd	Including the parasitic capacity inside the IC		20		pF
Frequency/voltage deviation	Δf/ΔV	Vss=-2.2 to -5.5V			5	ppm
Frequency/IC deviation	Δf/ΔIC		-10		10	ppm
Frequency adjustment range	Δf/ΔCg	Cg=5 to 25pF	40			ppm
Harmonic oscillation start voltage	Vhho		(Vss)		-5.5	V
Permitted leak resistance	Rleak	Between OSC1 and VDD, Vss	200			MΩ

### E0C62L82 (OSC1 Crystal oscillation)

(Unless otherwise specified: VDD=0V, Vss=-1.5V, Crystal: C-002R (Cl=35kΩ), Cg=25pF, Cd=built-in, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤3sec (Vss)	-1.1			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-1.1(-0.9)*1			V
Built-in capacitance (drain)	Cd	Including the parasitic capacity inside the IC		20		pF
Frequency/voltage deviation	Δf/ΔV	Vss=-1.1 to -3.5V (-0.9) *1			5	ppm
Frequency/IC deviation	Δf/ΔIC		-10		10	ppm
Frequency adjustment range	Δf/ΔCg	Cg=5 to 25pF	40			ppm
Harmonic oscillation start voltage	Vhho		(Vss)		-3.5	V
Permitted leak resistance	Rleak	Between OSC1 and VDD, Vss	200			MΩ

\*1: Items enclosed in parentheses ( ) are those used when operating at heavy load protection mode.

### E0C6282/62A82 (OSC1 CR oscillation)

(Unless otherwise specified: VDD=0V, Vss=-3.0V, Rcr=850kΩ, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	fosc1		-20	32.768kHz	20	%
Oscillation start voltage	Vsta		(Vss)	-2.2		V
Oscillation start time	tsta	Vss=-2.2 to -5.5V		3		mS
Oscillation stop voltage	Vstp		(Vss)	-2.2		V

### E0C62L82 (OSC1 CR oscillation)

(Unless otherwise specified: VDD=0V, Vss=-1.5V, Rcr=850kΩ, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	fosc1		-20	32.768kHz	20	%
Oscillation start voltage	Vsta		(Vss)	-0.9		V
Oscillation start time	tsta	Vss=0.9 to -3.5V		3		mS
Oscillation stop voltage	Vstp		(Vss)	-0.9		V

### E0C62A82 (OSC3 CR oscillation)

(Unless otherwise specified: VDD=0V, Vss=-3.0V, Rcr=35kΩ, Ta=25°C)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	fosc3		-30	1MHz	30	%
Oscillation start voltage	Vsta		(Vss)	-2.2		V
Oscillation start time	tsta	Vss=-2.2 to -5.5V			3	mS
Oscillation stop voltage	Vstp		(Vss)	-2.2		V


### E0C62A82 (OSC1 Ceramic oscillation)

(Unless otherwise specified: VDD=0V, Vss=-3.0V, ceramic oscillation: 1MHz, Ccc=Cdc=100pF, Ta=25°C)


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	Vsta		(Vss)	-2.2		V
Oscillation start time	tsta	Vss=-2.2 to -5.5V			5	mS
Oscillation stop voltage	Vstp		(Vss)	-2.2		V

**E0C6282**

## ■ BASIC EXTERNAL CONNECTION DIAGRAM



## ■ PACKAGE DIMENSIONS



**NOTICE:**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

**SEIKO EPSON CORPORATION**

**ELECTRONIC DEVICES MARKETING DIVISION**

**IC Marketing & Engineering Group**

**ED International Marketing Department I (Europe & U.S.A.)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5812 FAX : 042-587-5564

**ED International Marketing Department II (Asia)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone : 042-587-5814 FAX : 042-587-5110

