

# p-channel JFETs designed for . . .

- Analog Switches
- Choppers
- Commutators

## Performance Curves PS See Section 4

### BENEFITS

- Low Insertion Loss  
 $R_{DS(on)} < 85 \Omega$  (E174)
- No Offset or Error Voltages Generated by Closed Switch  
Purely Resistive  
High Isolation Resistance from Driver
- Short Sample and Hold Aperture Time  
 $C_{sg(off)} = 5.5 \text{ pF Typical}$   
 $C_{dg(off)} = 5.5 \text{ pF Typical}$
- Fast Switching  
 $t_{d(on)} + t_r = 7 \text{ ns Typical}$

### ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-Drain or Gate-Source Voltage (Note 1)	30 V
Gate Current	50 mA
Total Device Dissipation (25°C Free-Air Temperature)	350 mW
Power Derating (to +125°C)	3.5 mW/°C
Storage Temperature Range	-55 to +125°C
Operating Temperature Range	-55 to +125°C
Lead Temperature (1/16" from case for 10 seconds)	300°C

### ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristics		E174			E175			E176			E177			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
1 S	IGSS	Gate Reverse Current (Note 2)			1			1			1			nA	$V_{DS} = 0, V_{GS} = 20 \text{ V}$
2 T	VGS(off)	Gate-Source Cutoff Voltage	5	10	3	6	1	4	0.8	2.25				V	$V_{DS} = -15 \text{ V}, I_D = -10 \text{ nA}$
3 A	BV <sub>GSS</sub>	Gate-Source Breakdown Voltage	30		30		30		30						$V_{DS} = 0, I_G = 1 \mu\text{A}$
4 I	IDSS	Saturation Drain Current (Note 3)	-20	-100	-7	-60	-2	-25	-1.5	-20				mA	$V_{DS} = -15 \text{ V}, V_{GS} = 0$
5 C	ID(off)	Drain Cutoff Current (Note 2)			-1		-1		-1		-1			nA	$V_{DS} = -15 \text{ V}, V_{GS} = 10 \text{ V}$
6	r <sub>D(on)</sub>	Drain-Source ON Resistance			85		125		250		300			Ω	$V_{GS} = 0, V_{DS} = -0.1 \text{ V}$
7	C <sub>dg(off)</sub>	Drain-Gate OFF Capacitance		5.5			5.5		5.5		5.5			pF	$V_{DS} = 0, V_{GS} = 10 \text{ V}$
8	C <sub>sg(off)</sub>	Source-Gate OFF Capacitance		5.5			5.5		5.5		5.5				f = 1 MHz
9 D	C <sub>dg(on)</sub> + C <sub>sg(on)</sub>	Drain-Gate Plus Source-Gate ON Capacitance		40			40		40		40				$V_{DS} - V_{GS} = 0$
10 M	t <sub>d(on)</sub>	Turn On Delay Time		2			5		15		20				Switching Time Test Conditions
11 I	t <sub>r</sub>	Rise Time		5			10		20		25			ns	E174 E175 E176 E177
12 C	t <sub>d(off)</sub>	Turn Off Delay Time		5			10		15		20				V <sub>DD</sub> -6 V -6 V -6 V -6 V
13 A	t <sub>f</sub>	Fall Time		10			20		20		25				V <sub>GS(off)</sub> 12 V 8 V 6 V 3 V
															R <sub>L</sub> 560 Ω 1.2 kΩ 5.6 kΩ 10 kΩ
															V <sub>GS(on)</sub> 0 V 0 V 0 V 0 V

### NOTES:

1. Geometry is symmetrical. Units may be operated with source and drain leads interchanged.
2. Approximately doubles for every 10°C increase in  $T_A$ .
3. Pulse test duration - 300 μs; duty cycle ≤ 3%.



PS