

# monolithic dual n-channel JFETs designed for . . .




**Performance Curves NQP**  
See Section 4

- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

**BENEFITS**

- Low Cost
- Minimum System Error and Calibration  
10 mV Offset Maximum (E410)  
70 dB Minimum CMRR (E410)
- Low Drift with Temperature  
10  $\mu\text{V}/^\circ\text{C}$  Maximum (E410)
- Simplifies Amplifier Design  
Low Output Conductance

Si-200  
See Section 5



**ABSOLUTE MAXIMUM RATINGS (25°C)**

|   |               |
|---|---------------|
| Gate-To-Gate Voltage                              | ±40 V         |
| Gate-Drain or Gate-Source Voltage                 | -40 V         |
| Gate Current                                      | 50 mA         |
| Total Package Dissipation (25°C Free-Air)         | 350 mW        |
| Power Derating (to +125°C)                        | 3.5 mW/°C     |
| Storage Temperature Range                         | -55 to +125°C |
| Operating Temperature Range                       | -55 to +125°C |
| Lead Temperature (1/16" from case for 10 seconds) | 300°C         |

**ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)**

| Characteristic   | E410  |       |       | E411  |       |       | E412 |     |       | Unit                                   | Test Conditions  |
|--|-------|-------|-------|-------|-------|-------|------|-----|-------|--|--|
|  | Min   | Typ   | Max   | Min   | Typ   | Max   | Min  | Typ | Max   |  |  |
| 1   I <sub>GSS</sub>   Gate Reverse Current (Note 1)                                     |       |       | -250  |       |       | -250  |      |     | -250  | pA                                     | V <sub>DS</sub> = 0, V <sub>GS</sub> = -30 V   |
| 2   V <sub>GS(off)</sub>   Gate-Source Cutoff Voltage                                    | -0.5  |       | -3.5  | -0.5  |       | -3.5  | -0.5 |     | -3.5  | V                                      | V <sub>DS</sub> = 20 V, I <sub>D</sub> = 1 nA  |
| 3   BV <sub>GSS</sub>   Gate-Source Breakdown Voltage                                    | -40   |       |       | -40   |       |       | -40  |     |       |  | V <sub>DS</sub> = 0, I <sub>G</sub> = -1 $\mu\text{A}$   |
| 4   I <sub>DSS</sub>   Saturation Drain Current (Note 2)                                 | 0.5   |       | 6.0   | 0.5   |       | 6.0   | 0.5  |     | 6.0   | mA                                     | V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0  |
| 5   I <sub>G</sub>   Gate Current (Note 1)   |       |       | -250  |       |       | -250  |      |     | -250  | pA                                     | V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 $\mu\text{A}$   |
| 6   V <sub>GS</sub>   Gate-Source Voltage  | -0.2  |       | -3.0  | -0.2  |       | -3.0  | -0.2 |     | -3.0  | V                                      |  |
| 7   g <sub>fs</sub>   Common-Source Forward Transconductance                             | 1,000 | 4,000 | 1,000 | 4,000 | 1,000 | 4,000 |      |     | 4,000 | $\mu\text{mho}$                        | V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0  |
|  | 600   | 1,200 | 600   | 1,200 | 600   | 1,200 |      |     | 1,200 |  | V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 $\mu\text{A}$   |
|  |       |       | 20    |       |       | 20    |      |     | 20    |  | V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0  |
| 9   g <sub>os</sub>   Common-Source Output Conductance                                   |       |       | 5     |       |       | 5     |      |     | 5     | $\mu\text{mho}$                        | V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 $\mu\text{A}$   |
|  |       |       |       |       |       |       |      |     |       |  | f = 1 kHz  |
| 11   C <sub>iss</sub>   Common-Source Input Capacitance                                  |       | 4.5   |       | 4.5   |       |       | 4.5  |     |       | pF                                     | V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0  |
| 12   C <sub>rss</sub>   Common-Source Reverse Transfer Capacitance                       |       | 1.2   |       | 1.2   |       |       | 1.2  |     |       | pF                                     | V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0  |
| 13   e <sub>n</sub>   Equivalent Short-Circuit Input Noise Voltage                       |       | 13    | 50    |       | 13    | 50    |      | 13  | 50    | $\frac{\mu\text{V}}{\sqrt{\text{Hz}}}$ | V <sub>DS</sub> = 20 V, I <sub>D</sub> = 200 $\mu\text{A}$   |
| 14    V <sub>GS1</sub> -V <sub>GS2</sub>     Differential Gate-Source Voltage            |       |       | 10    |       |       | 25    |      |     | 40    | mV                                     | V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 $\mu\text{A}$   |
| 15   $\frac{\Delta V_{GS1}-V_{GS2}}{\Delta T}$   Gate-Source Differential Drift (Note 3) |       |       | 10    |       |       | 25    |      |     | 80    | $\mu\text{V}/^\circ\text{C}$           | V <sub>DG</sub> = 20 V, I <sub>D</sub> = 200 $\mu\text{A}$<br>T <sub>A</sub> = 25°C to T <sub>B</sub> = 85°C |
| 16   CMRR   Common-Mode Rejection Ratio (Note 4)   | 70    | 80    |       | 80    |       |       | 70   |     |       | dB                                     | V <sub>DD</sub> = 10 V to V <sub>DD</sub> = 20 V<br>I <sub>D</sub> = 200 $\mu\text{A}$                       |

**NOTES:**

1. Approximately doubles for every 10°C increase in T<sub>A</sub>.
2. Pulse test duration = 300  $\mu\text{sec}$ ; duty cycle  $\leq$  3%.
3. Measured at end points, T<sub>A</sub> and T<sub>B</sub>.
4. CMRR = 20log<sub>10</sub>  $\left[ \frac{\Delta V_{DD}}{\Delta |V_{GS1}-V_{GS2}|} \right]$ ,  $\Delta V_{DD} = 10$  V.

**NQP**