

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

TFT Display Module

Part Number

E50RG14885LBAM500-C

Overview

480x854(67.56x122.35), 3.3V, 3SPI+16/18/24bit RGB, White LED backlight, IPS, Wide temp, Transmissive-Normally Black, Capacitive Touch Screen, LCD Driver:ILI9806E, CTP Driver: GT911 500 NITS, RoHS Compliant

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silico n TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 5.0'TFT-LCD contains 480x854 pixels, and can display up to 65K/262K/16. 7M colors.

* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262K/16.7M colors

-Interface: 3-SPI+16/18/24-bits RGB interface.


-CTP Interface: I2C

General Information	Specification	Unit	Note
Items	Items Main Panel		
Display area(AA)	61.632(H)*109.6536(V) (5.0inch)	mm	-
CTP View area	62.16(H)*110.53(V)	mm	
Driver element	TFT active matrix	-	-
Display colors	65K/262K/16.7M	colors	-
Number of pixels	480(RGB)*854	dots	-
TFT Pixel arrangement	RGB vertical stripe	-	-
Pixel pitch	0.1284(H)*0.1284(V)	mm	-
Viewing angle	ALL	o'clock	-
TFT Controller IC	ST7701	-	-
CTP Driver IC	GT911		
Display mode	Transmissive/Normally Black	-	-
Touch mode	5-point and Gestures		
Operating temperature	-20~+70	$^{\circ}$ C	-
Storage temperature	-30∼+80	$^{\circ}$ C	-


* Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
Module	Horizontal(H)		67.56		mm	-
size	Vertical(V)		122.35		mm	-
3126	Depth(D)		4.03		mm	-
	Weight				g	-

1. Block Diagram



2. Outline dimension



3. Input terminal Pin Assignment

3.1 TFT

NO.	SYMBOL	DISCRIPTION	I/O			
1	XR(NC)	Touch panel Right Glass Terminal	A/D			
2	YD(NC)	Touch panel Bottom Film Terminal	A/D			
3	XL(NC)	Touch panel LIFT Glass Terminal	A/D			
4	YU(NC)	Touch panel Top Film Terminal	A/D			
5	GND	Ground.	Р			
6	GND	Ground.	Р			
7	VCI	Supply voltage (3.3V).	Р			
8	VDDIO	I/O power supply voltage.	Р			
9	SDO	SPI interface output pinThe data is output on the falling edge of the SCL signalIf not used, let this pin open.	0			
10	SDI	Data lane in 1 data lane serial interface. The data is latched on the rising edge of the SCL signal.				
11	SCL	This pin is used to select "Data or Command" in the parallel interface. When D/CX = '1', data is selecte d. When D/CX = '0', command is selected. This pin is used serial interface clock in 3-wire 9-bit / 4-wire 8-bit serial data interface. fix this pin at VCI or GND when not in use.	I			
12	CS	Chip select input pin ("Low" enable). fix this pin at VCI or GND when not in use.	I			
13	RESET	Reset pin. Setting either pin low initializes the LSI. Must be reset after power is supplied.	I			
14-37	DB23-DB0	24-bit parallel bi-directional data bus for MCU system and RGB interface mode .Fix to GND level when not in use	I/O			
38	DE	Data enable signal for RGB interface peration. fix this pin at VCI or GND when not in use.	I			
39	DOTCLK	Dot clock signal for RGB interface operation. Fix this pin at VCI or GND when not in use.	I			
40	HSYNC	Line synchronizing signal for RGB interface o peration.	I			

		fix this pin at VCI or GND when not in use.	
41	VSYNC	Frame synchronizing signal for RGB interface operation. fix this pin at VCI or GND when not in use.	I
42	NC		
43	LEDK	Cathode pin of backlight.	Р
44	NC		
45	LEDA	Anode pin of backlight.	Р

3.2 CTP

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	NC		
3	VDD	Supply voltage.	Р
4	SCL	I2C clock input.	I
5	SDA	I2C data input and output	I/O
6	INT	External interrupt to the host.	I
7	RST	External Reset, Low is active.	I
8	GND	Ground.	Р

4. LCD Optical Characteristics

4.1 Optical specification

			1		1		ı	
Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit.	Note
Contras	t Ratio	CR		640	800			(1)(2)
Response	Rising	T_R			16	21		
time	Falling	T _F			19	24	msec	(1)(3)
Color	gamut	S(%)			70		%	C-light
		W _X			0.305			
	White	W_{Y}	Θ=0		0.340			
	Red Green Blue	R _X	Normal					
Color Filter		R _Y	viewing angle					(1)(4)
Chromacicity		G _X					-	CF glass
		G _Y	-					
		B _X						
		B _Y						
		ΘL			80			(4)(4)
\	Hor.							(1)(4) Measuring with
Viewing		ΘR	CR>10		80		-	
angle	Ver.	Θυ			80			Polarizer,
	vei.	Θр			80			Reference Only
Option Viev	Option View Direction			Fr	ee			

4.2 Measuring Condition

■ Measuring surrounding: dark room


■ Ambient temperature: 25±2°C

■ 15min. warm-up time.

4.3 Measuring Equipment


■ FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

Note (1) Definition of Viewing Angle:




Note (2) Definition of Contrast Ratio (CR): measured at the center point of panel

Note (3) Definition of Response Time : Sum of T_{R} and T_{F}



Note (4) Definition of optical measurement setup



5. TFT Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	4.8	V
Digital interface supple Voltage	VDDIO	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	$^{\circ}$ C
Storage temperature	T _{ST}	-30	+80	$^{\circ}$ C

NOTE: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.5	2.8/3.3	4.8	V	
Digital interface supple Voltage	VDDIO	1.65	1.8	3.3	V	
Normal mode Current consumption	IDD		30		mA	
Level input voltage	V_{IH}	$0.7V_{DDIO}$		V_{DDIO}	V	
Level input voltage	V_{IL}	-0.3		$0.3V_{DDIO}$	V	
Lovel output voltage	V_{OH}	$0.8*V_{DDIO}$		V_{DDIO}	V	
Level output voltage	V _{OL}	GND		0.2V _{DDIO}	V	

5.3 LED Backlight Characteristics


The back-light system is edge-lighting type with 12 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	30	40		mA	
Forward Voltage	V_{F}		19.2		V	
LCM Luminance	L _V		520		cd/m2	Note3
LED life time	Hr	50000			Hour	Note1,2
Uniformity	AVg	80			%	Note3

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition: $Ta=25\pm3$ °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25℃ and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.

NOTE 3: Luminance Uniformity of these 9 points is defined as below:



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$

$$Luminance = \frac{Total\ Luminance\ of\ 9\ points}{9}$$

6. TFT AC Characteristic

6.1 Display Serial Interface Timing Characteristics (3-line SPI system)




Figure 1 3-line serial Interface Timing Characteristics

VDDI=1.8,VDD=2.8, AGND=DGND=0V, Ta=25℃

Signal	Symbol	Parameter	Min	Max	Unit	Description
	T _{css}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
CSX	T _{css}	Chip select setup time (read)	60		ns	
	T _{scc}	Chip select hold time (read)	60		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
	T _{SCYCW}	Serial clock cycle (Write)	66		ns	
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	
SCL	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
SCL	T _{SCYCR}	Serial clock cycle (Read)	150		ns	
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	
SDA	T _{SDS}	Data setup time	10		ns	
(DIN)	T _{SDH}	Data hold time	10		ns	

Table 4 3-line serial Interface Characteristics

Note: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

6.2 Parallel RGB Interface Timing Characteristics





Figure 4 RGB Interface Timing Characteristics

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC,	-	VOVNO HOVNO Setur Time	5			
VSYNC	T _{SYNCS}	VSYNC, HSYNC Setup Time	5	-	ns	
ENABLE	T _{ENS}	Enable Setup Time	5	-	ns	
ENABLE	T _{ENH}	Enable Hold Time	5	-	ns	
	PWDH	DOTCLK High-level Pulse Width	13	-	ns	
DOTCLK	PWDL	DOTCLK Low-level Pulse Width	13	-	ns	
DOTCLK	T _{CYCD}	DOTCLK Cycle Time	28	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	15	ns	
D.P.	T _{PDS} PD Data Setup Time		5	-	ns	
DB	T_{PDH}	PD Data Hold Time	5	-	ns	

Table 7 18/16 Bits RGB Interface Timing Characteristics

The timing chart of RGB interface DE mode is shown as follows.



Note: The setting of front porch and back porch in host must match that in IC as this mode.

Figure 28 Timing Chart of Signals in RGB Interface DE Mode

The timing chart of RGB interface HV mode is shown as follows.




Figure 29 Timing chart of RGB interface HV mod

6.3 DPI Interface Timing

The display operation via the RGB interface is synchronized with the VSYNC, HSYNC, and DOTCLK signals.

The data can be written only within the specified area with low power consumption by using window addressfunction.

The back porch and front porch are used to set the RGB interface timing.

Vertical Sync.




Figure 27 DRAM Access Area by RGB Interface

Please refer to the following table for the setting limitation of RGB interface signals.

Parameter	Symbol	Min.	Тур.	Max.	Unit
Horizontal Sync. Width	hpw	TBD	TBD	TDD	Clock
Horizontal Sync. Back Porch	hbp	TBD	TBD	TBD	Clock
Horizontal Sync. Front Porch	hfp	TBD	TBD	-	Clock
Vertical Sync. Width	VS	TBD	TBD	TDD	Line
Vertical Sync. Back Porch	vbp	TBD	TBD	TBD	Line
Vertical Sync. Front Porch	vfp	TBD	TBD	-	Line

Note:

- Typical value are related to the setting of dot clock is <u>TBD</u>MHz and frame rate is <u>TBD</u>Hz..
- 2. If the setting of hpw is <u>TBD</u> dot clocks and hbp is <u>TBD</u> dot clocks, the setting of HBP in command B1h is <u>TBD</u> dot clocks
- 3. In with ram mode, hpw+hbp+hfp≥TBD
- 4. In without ram mode, hpw+hbp≥<u>TBD</u>

6.4 Reset input timing




Figure 10 Reset Timing

VDDI=1.8,VDD=2.8, AGND=DGND=0V, Ta=25 ℃

Related Pins	Symbol	ymbol Parameter		MAX	Unit
	TRW	Reset pulse duration	10	-	us
RESX			-	5 (Note 1, 5)	ms
	IKI	TRT Reset cancel		120(Note 1, 6, 7)	ms


Table 10 Reset Timing

Notes

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
 - 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action	
Shorter than 5us	Reset Rejected	
Longer than 9us	Reset	
Between 5us and 9us	Reset starts	

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
 - 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

7. CTP Specification

7.1 Electrical Characteristics

7.1.1 Absolute Maximum Rating

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	VDD	2.66	3.47	V	
Operating temperature	T _{OP}	-40	+85	°C	
Storage temperature	T _{ST}	-60	+125	℃	
Welding temperature (10s)			300	°C	
ESD protection voltage (HB Model)			±2	KV	

7.1.2 DC Electrical Characteristics (Ta=25°C)

(Ambient temperature:25°C, AVDD=2.8V, VDDIO=1.8V or VDDIO=AVDD)

Item	Min.	Тур.	Max.	Unit	Note
Normal mode operating current		8	14.5	mA	
Green mode operating current		3.3		mA	
Sleep mode operating current	70		120	uA	
Doze mode operating current		0.78		mA	
Digital Input low voltage/VIL	-0.3	1	0.25*VDDIO	V	
Digital Input high voltage/VIH	0.75*VDDIO	-1	VDDIO+0.3	V	
Digital Output low voltage/VOL			0.15*VDDIO	V	
Digital Output high voltage/VOH	0.85*VDDIO			V	


7.1.3 AC Characteristics

(Ambient temperature:25°C, AVDD=2.8V, VDDIO=1.8V)

Parameter	Min	Тур	Max	Unit
OSC oscillation frequency	59	60	61	MHZ
I/O output rise time,low to high	-	14	-	ns
I/O output rfall time,high to low	-	14	-	ns

7.2 I2C Timing

GT911 provides a standard I2C interface for SCL and SDA to communicate with the host. GT911 always serves as slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission rate be kept at or below 400Kbps. The I2C timing is shown below:



Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor


Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	thi	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	-	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	-	us
SDA setup time	t _{st2}	0.1	-	us
SDA hold time	t _{hd2}	0	-	us

Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor


Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	t _{hi}	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	-	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	-	us
SDA setup time	t _{st2}	0.1	-	us
SDA hold time	t _{hd2}	0	-	us

GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. See the diagram below for configuration methods and timings:


Power-on Timing:




Timing for host resetting GT911:



Timing for setting slave address to 0x28/0x29:



Timing for setting slave address to 0xBA/0xBB:



a) Data Transmission

(For example: device address is 0xBA/0xBB)

Communication is always initiated by the host. Valid Start condition is signaled by pulling SDA line from "high" to "low" when SCL line is "high". Data flow or address is transmitted after the Start condition.

All slave devices connected to I²C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0XBA or 0XBB, GT911 will stay in an idle state.

For data bytes on SDA, each of 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is "high".

When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from "low" to "high" when SCL line is "high".

b) Writing Data to GT911

(For example: device address is 0xBA/0xBB)



Timing for Write Operation


The diagram above displays the timing sequence of the host writing data onto GT911. First, the host issues a Start condition. Then, the host sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register).

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to perform Write Operations on a group of registers of continuous addresses, it is able to write continuously. The Write Operation is terminated when the host issues the Stop condition.

c) Reading Data from GT911

(For example: device address is 0xBA/0xBB)



Timing for Read Operation

The diagram above is the timing sequence of the host reading data from GT911. First, the host issues a Start condition and sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0XBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.

8 LCD Module Out-Going Quality Level

8.1 VISUAL & FUNCTION INSPECTION STANDARD

8.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5°C

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



8.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

8.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class $\,$ II AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display, TP: Touch Panel, LCM: Liquid Crystal Module

No	Items to be	Criteria	Classification of
	inspected		defects
		1) No display, Open or miss line	
1	Functional defects	2) Display abnormally, Short	
'	Functional defects 3) Backlight no lighting, abnormal lighting.		
	4) TP no function		Major
2	Missing Component		
3	Outline dimension	Overall outline dimension beyond the drawing	
3	Outline dimension	is not allowed	
4	Color tone	Color unevenness, refer to limited sample	
5	Soldering Good soldering , Peeling off is not allowed.		Minor
)	appearance	appearance	
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

8.1.4 Criteria (Visual)

Number	Items	Criteria(mm)			
1.0 LCD Crack/Broken	(1) The edge of LCD broken				
NOTE:		X Y Z			
X: Length Y: Width		≤3.0mm			
Z: Height L: Length of ITO, T: Height of LCD	(2)LCD corner broken	X Y Z ≤3.0mm ≤L ≤T			
	(3) LCD crack	Crack Not allowed			

Number	Items		Crite	eria (mm)				
2.0	Spot defect	① light dot (LCD	/TP/Polarizer bla	ack/white	spot,	light dot, p	oinhole, dent,	
	<u> </u>	stain)]	
		Zone	Accep □ able Qty		Qty			
		Size (mm)	Α	В		С		
		Ф≤0.10	Ignore					
		0.10<Φ≤0.20	3(distance ≧	≧10mm)		Ignor		
	X	0.20<Φ≤0.25	2			igiloi		
	Φ=(Δ+Δ)/3	Φ>0.25	0					
	Ф=(X+Y)/2	②Dim spot(LCD	/TP/Polarizer dir	n dot, ligh	nt leaka	ge、dark	spot)	
		Zone	Ac	acceptable Qty				
		Size (mm)	А	В		С		
		Ф≤0.1	Ignor	е				
		0.10<Φ≤0.20	3(distance ≥ 10mm)			Ignore		
		0.20<Φ≤0.30	2					
		Ф>0.30	0					
		③ Polarizer accid	③ Polarizer accidented spot					
		Zone	Acceptable Qty			у		
		Size (mm)	А	В		С		
		Ф≤0.2	Igno	re				
		0.3<Φ≤0.5	2(distance	≧ 10mm)	≧10mm)			
		Ф>0.5	0)				
	Line defect							
	(LCD/TP)	La a arth (ma na	Acc	eptable	Qty		
	/Polarizer	Width(mm)	Length(mm	А	В	С		
	black/white line, scratch,	Ф≤0.03	Igno□e	Igno	re			
	stain)	0.03 <w≤0.05< td=""><td>L≤3.0</td><td>N≤</td><td>2</td><td>Ignore</td><td></td></w≤0.05<>	L≤3.0	N≤	2	Ignore		
	,	0.05 <w≤0.08< td=""><td>L≤2.0</td><td>N≤</td><td>2</td><td></td><td></td></w≤0.08<>	L≤2.0	N≤	2			
		0.08 <w< td=""><td>Defi</td><td>ne as spot</td><td>defect</td><td></td><td></td></w<>	Defi	ne as spot	defect			
			•				•	

						_	
		Zone		Acceptable C			
2.0	Polarizer	Size (mm)	Α	В	С		
3.0	3.0 Bubble	Ф≤0.2	Ignore				
		0.2<Φ≤0.4	3(distance ≥ 10 □ m)		Ignore		
		0.4<Φ≤0.6		2			
		0.6<Ф	()			
4.0	SMT	According to IPC-A-610C class II standard . Function defect and missing part are major defect ,the others are minor defect.					

		Size Φ(mm)	Acceptable Qty			
			Α	В	С	
	TP bubble/	Ф≤0.1	Ignore			
		0.1<Φ≤0.25	3 (distance≧ 2		- Ignore	
	accidented	0.25<Φ≤0.3				
	spot	0.3<Ф	0			
	Assembly deflection	beyond the edge of backlight ≤0.15mm				

<i>F</i> 0	TD					
5.0	TP Related	Newton Ring	Newton Ring area>1/3 TP area NG Newton Ring area≤1/3 TP area OK			1規律性 2#規律生
		TP corner	X	Y	Z	
		broken			Z <lcd< td=""><td>X</td></lcd<>	X
		X: length	X≤3.0mm	Y≤3.0mm	thicknes	Z
		Y: width	*	1	1	
		Z : height	Circuitry broken is not allowed.			
		TP edge	X	Y	Z	
		broken	23	1	Z <lcd< td=""><td>X</td></lcd<>	X
		X: length	X≤6.0mm	Y≤2.0mm	thicknes	Z
		Y: width		1 <u>2</u> 2.0111111	tilicklies	100
		Z : height	* Circuitry b	oroken is no	ot allowed.	

Criteria (functional items)

Number	Items	Criteria (mm)	
1	No display	Not allowed	
2	Missing segment	Not allowed	
3	Short	Not allowed	
4	Backlight no lighting	Not allowed	
5	TP no function	Not allowed	

9. Reliability Test Result

9.1 Condition

ltem	Condition	Sample Size	Test Result	Note
Low Temperature Operating Life test	-20℃, 96HR	3ea	pass	-
Thermal Humidity Operating Life test	70℃90%RH, 96HR	3ea	pass	-
Temperature Cycle ON/OFF test	-20°C ↔ 70°C, ON/OFF, 20CYC	3ea	pass	(1)
High Temperature Storage test	80℃, 96HR	3ea	pass	-
Low Temperature Storage test	−30°C, 96HR	3ea	pass	-
ESD test	150pF, 330Ω , ±6KV(Contact)/± 8KV(Air), 5 points/panel ESD test 10 times/point		pass	
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours	3ea	pass	
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds