

8Kx8 Static RAM CMOS, High Speed Monolithic

The EDI8808CA is a high performance, low power CMOS Static RAM organized as 8192 words by 8 bits each. In addition to 13 address inputs, and 8 common data inputs and outputs, the device contains 4 control lines. The $\bar{E}$ and $\bar{S}$ lines perform chip enable functions and automatically power down the device when proper logic levels are applied. The $\bar{G}$ and $\bar{W}$ lines facilitate read and write operations.

All inputs and outputs are TTL compatible and operate from a single 5V supply.

Military product is available 100% screened to MIL-STD-883C, Class B.

Features

64K bit CMOS Static

Random Access Memory




- Access Times 35, 45, 55, and 70ns
- $\bar{E}$, $\bar{S}$, and $\bar{G}$ Functions for Bus Control
- Data Retention Function
- Low Power Operation
- Inputs and Outputs Directly TTL Compatible

Jedec Approved Pinouts

- 28 Pin Ceramic Dual-in-line Packages
600 mils Wide (C)
300 mils Wide (Q)
- 32 Pin Ceramic LCC (L)

Single +5V ($\pm 10\%$) Supply Operation

Pin Configurations and Block Diagram



Pin Names

A0-A12	Address Inputs
$\bar{E}$	Chip Enable
$\bar{S}$	Chip Select
$\bar{W}$	Write Enable
$\bar{G}$	Output Enable
DQ0-DQ7	Data Input/Output
VCC	Power (+5V $\pm 10\%$)
VSS	Ground

Absolute Maximum Ratings*

Voltage on any pin relative to VSS-0.5V to 7.0V
 Operating Temperature TA (Ambient)
 Industrial.....-40°C to +85°C
 Military.....-55°C to +125°C
 Storage Temperature (Ambient/Ceramic). -65°C to +150°C
 Power Dissipation..... 1 Watt
 Output Current..... 20 mA

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics

(TA = -55°C to +125°C; VCC = 5.0V ±10%)

Parameter	Sym	Conditions	Min	Typ*	Max	Units
Operating Power Supply Current	ICC1	$\overline{W}, \overline{E} = \text{VIL}, \text{I/O} = 0\text{mA}, \text{Min Cycle}$ $S = \text{VIH}, \text{Min Cycle}$	--	50	140	mA
Standby (TTL) Power Supply Current	ICC2	$\overline{E} \geq \text{VIH}$	--	2	30	mA
Full Standby Power Supply Current	ICC3	$\overline{E} \geq \text{VCC}-0.2\text{V}$ $\text{VIN} \geq \text{VCC}-0.2\text{V} \text{ or } \text{VIN} \leq 0.2\text{V}$	--	0.1	1	mA
Input Leakage Current	IIL	$\text{VIN} = 0\text{V to VCC}$	--	--	±5	μA
Output Leakage Current	IOL	$\text{V I/O} = 0\text{V to VCC}$	--	--	±5	μA
Output High Voltage	VOH	$\text{IOH} = -4.0\text{mA}$	2.4	--	--	V
Output Low Voltage	VOL	$\text{IOL} = 8.0\text{mA}$	--	--	0.4	V

*Typical = TA = 25°C, VCC = 5.0V

Truth Table

G	E	S	W	Mode	Output	Power
X	H	X	X	Standby	High Z	ICC2, ICC3
X	X	L	X	Output Deselect	High Z	ICC1
H	L	H	H	Output Deselect	High Z	ICC1
L	L	H	H	Read	DOUT	ICC1
X	L	H	L	Write	DIN	ICC1

Recommended DC Operating Conditions

Parameter	Sym	Min	Typ	Max	Units
Supply Voltage	VCC	4.5	5.0	5.5	V
Supply Voltage	VSS	0	0	0	V
Input High Voltage	VIH	2.2	--	6.0	V
Input Low Voltage	VIL	-0.3	--	0.8	V

AC Test Conditions

Input Pulse Levels..... VSS to 3.0V
 Input Rise and Fall Times..... 5ns
 Input and Output Timing Levels..... 1.5V
 Output Load..... 1TTL, CL = 30pF
 (note: For TEHQZ, TGHQZ and TWLQZ, CL = 5pF)

Capacitance

(f=1.0MHz, VIN=VCC or VSS)

Parameter	Sym	Max		Unit
		LCC	DIP	
Input Capacitance (Except DQ Pins)	CI	6	10	pF
Capacitance Control (DQ Pins)	CD/Q	8	12	pF

These parameters are sampled, not 100% tested.

AC Characteristics

Read Cycle


(TA = -55°C to +125°C; VCC = 5.0V ±10%)

Parameter	Symbol	35ns		45ns		55ns		70ns		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	TAVAV	35		45		55		70		ns
Address Access Time	TAVQV		35		45		55		70	ns
Chip Enable Access Time	TELQV $\overline{E}$		35		45		55		70	ns
	TSHQV S		35		45		55		55	ns
Chip Enable to Output in Low Z (1)	TELQX $\overline{E}$	5		5		5		5		ns
	TSHQX S	5		5		5		5		ns
Chip Disable to Output in High Z (1)	TEHQZ $\overline{E}$	0	20	0	20	0	20	0	30	ns
	TSLQZ S	0	20	0	20	0	20	0	30	ns
Output Hold from Address Change	TAVQX	5		5		5		5		ns
Output Enable to Output Valid	TGLQV		15		20		25		35	ns
Output Enable to Output in Low Z (1)	TGLQX	5		5		5		5		ns
Output Disable to Output in High Z (1)	TGHQZ		20		20		20		30	ns

Note 1: Parameter guaranteed, but not tested.


Read Cycle 1

$\overline{W}$, S High; $\overline{G}$, $\overline{E}$ Controlled



Read Cycle 2

$\overline{W}$ High



AC Characteristics


Write Cycle

(TA = -55°C to +125°C; VCC = 5.0V ±10%)


Parameter	Symbol		35ns		45ns		55ns		70ns		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	TAVAV		35		45		55		70		ns
Chip Enable to	TELWH	$\overline{E}$	30		35		40		45		ns
End of Write	TSHWH	S	30		35		40		45		ns
Address Setup Time	TAVWL	$\overline{W}$	0		0		0		5		ns
	TAVEL	$\overline{E}$	0		0		0		5		ns
	TAVSH	S	0		0		0		5		ns
Address Valid to End of Write	TAVWH		30		35		50		65		ns
Write Pulse Width	TWLWH	$\overline{W}$	25		30		35		45		ns
	TELEH	$\overline{E}$	25		30		35		45		ns
	TSHSL	S	25		30		45		45		ns
Write Recovery Time	TWHAX	$\overline{W}$	0		0		0		0		ns
	TEHAX	$\overline{E}$	0		0		0		0		ns
	TSLAX	S	0		0		0		0		ns
Data Hold Time	TWHDX	$\overline{W}$	0		0		0		0		ns
	TEHDX	$\overline{E}$	0		0		0		0		ns
	TSLDX	S	0		0		0		0		ns
Write to Output in High Z (1)	TWLQZ			15		20		25		30	ns
Data to Write Time	TDVWH	$\overline{W}$	15		20		25		30		ns
	TDVEH	$\overline{E}$	15		20		25		30		ns
	TDVSL	S	15		20		25		30		ns
Output Active from End of Write (1)	TWHQX		5		5		5		5		ns

Note 1: Parameter guaranteed, but not tested.


Write Cycle 1
Late Write, $\overline{W}$ Controlled



Write Cycle 2
Early Write, $\overline{E}$ Controlled



Write Cycle 3
Early Write, S Controlled



Data Retention Characteristics

(TA = -55°C to +125°C)

Characteristic	Sym	Test Conditions	Min	Typ	Max	Unit
Data Retention Voltage	VDD	VDD = 2.0V	2	--	--	V
Data Retention Quiescent Current	ICCDR	$\overline{E} \geq VDD - 0.2V$	--	20	200	μA
Chip Disable to Data Retention Time	TCDR	VIN $\geq$ VDD - 0.2V	0	--	--	ns
Operation Recovery Time	TR	or VIN $\leq$ 0.2V	TAVAV*	--	--	ns

*Read Cycle Time

Data Retention $\overline{E}$ Controlled

