

32Kx8 Static RAM CMOS, Monolithic

The EDI8832C/P is a high performance, low power CMOS Static RAM organized as 32,768 words by 8 bits each. It is available in both standard power (C) and low power (P) versions.

Inputs and outputs are TTL compatible and allow for direct interfacing with common system bus structures.

The EDI8832C/P offers battery back-up data retention capability at VDD equal to 2V and operates from a 5 volt supply.

Military product is available 100% screened to MIL-STD-883C, Class B.

Features

32Kx8 bit CMOS Static
Random Access Memory



- Access Times 55, 70, 85, 100, 120, and 150ns
- Data Retention Function
- TTL Compatible Inputs and Outputs
- Fully Static, No Clocks

Jedec Approved Pinouts

- 28 Pin Ceramic DIP, 300 mils wide (Q)
- 28 Pin Ceramic DIP, 600 mils wide (C)
- 32 Pad Ceramic LCC (L)

Single +5V ($\pm 10\%$) Supply Operation

Pin Configuration and Block Diagram



Pin Names

A0-A14	Address Inputs
E	Chip Enable
W	Write Enable
G	Output Enable
DQ0-DQ7	Common Data Input/Output
VCC	Power (+5V $\pm 10\%$)
VSS	Ground

Recommended DC Operating Conditions

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TA = -55°C to +125°C; VCC = 5.0V ±10%)

Typical: $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

Capacitance

($f=1.0\text{MHz}$, $V_{IN}=V_{CC}$ or V_{SS})

These parameters are sampled, not 100% tested

G	$\overline{E}$	W	Mode	Output	Power
X	H	X	Standby	High Z	ICC2, ICC3
H	L	H	Output Deselect	High Z	ICC1
L	L	H	Read	DOU $\overline{T}$	ICC1
X	L	L	Write	DIN	ICC1

Read Cycle


($T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$)

Note 1: Parameter guaranteed, but not tested.

W High; G, E Low



W High



AC Characteristics


Write Cycle

(TA = -55°C to +125°C; VCC = 5.0V ±10%)


Parameter	Symbol	55ns		70ns		85ns		100ns		120ns		150ns	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Write Cycle Time	TAVAV	55		70		85		100		120		150	
Chip Enable to	TELWH $\overline{W}$	45		60		70		80		85		90	
End of Write	TWLEH $\overline{E}$	50		65		80		85		90		90	
Address Setup Time	TAVWL $\overline{W}$	0		0		0		0		0		0	
	TAVEL $\overline{E}$	0		0		0		0		0		0	
Address Valid to	TAVWH $\overline{W}$	45		60		70		80		85		90	
End of Write	TAVEH $\overline{E}$	45		60		70		80		85		90	
Write Pulse Width	TWLWH $\overline{W}$	35		45		55		70		70		80	
	TELEH $\overline{E}$	35		45		55		70		70		80	
Write Recovery Time	TWHAX $\overline{W}$	0		0		0		0		0		0	
	TEHAX $\overline{E}$	0		0		0		0		0		0	
Data Hold Time	TWHDX $\overline{W}$	3		3		3		3		3		3	
	TEHDX $\overline{E}$	3		3		3		3		3		3	
Write to Output													
In High Z (1)	TWLQZ	0	30	0	40	0	45	0	50	0	50	0	50
Data to Write Time	TDVWH $\overline{W}$	25		30		35		35		40		50	
	TDVEH $\overline{E}$	25		30		35		35		40		50	
Output Active from													
End of Write (1)	TWHQX	3		3		3		3		3		3	

Note 1: Parameter guaranteed, but not tested.

Write Cycle 1 W Controlled



Write Cycle 2 E Controlled



Data Retention Characteristics

(TA = -55°C to +125°C)

Characteristic	Sym	Test Conditions	Min	Typ	Max	Unit
Data Retention Voltage	VDD	VDD = 2.0V	2	--	--	V
Data Retention Quiescent Current	ICCDR	$\overline{E} \geq VDD - 0.2V$ VIN $\geq VDD - 0.2V$	C	--	100	500 μA
		or VIN $\leq 0.2V$	P	--	10	150 μA
Chip Disable to Data Retention Time	TCDR		0	--	--	ns
Operation Recovery Time	TR		TAVAV*	--	--	ns

*Read Cycle Time

Data Retention $\overline{E}$ Controlled

