

8-BIT MICROPROCESSOR WITH INTERNAL CLOCK

DESCRIPTION

The EF 6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present EF 6800 plus an internal clock oscillator and driver on the same chip. In addition, the EF 6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing VCC standby ; thus, facilitating memory retention during a power-down situation.

The EF 6802 is completely software compatible with the EF 6800 as well as the entire EF 6800 family of parts. Hence, the EF 6802 is expandable to 64 K words.


MAIN FEATURES

- On-chip clock circuit.
- 128 x 8 bit on-chip RAM.
- 32 bytes of RAM are retainable.
- Software-compatible with the EF 6800.
- Expandable to 64 K words.
- Standard TTL-compatible inputs and outputs.
- 8-bit word size.
- 16-bit memory addressing.
- Interrupt capability.
- Two available versions : EF 6802 (1.0 MHz), EF 68A02 (1.5 MHz).
- EF 68B02J (2 MHz in 0-70°C).


SCREENING / QUALITY

This product is manufactured in full compliance with either :


- MIL-STD-883 (class B).
- or according to TMS standards.



**C suffix
DIL 40
Ceramic side brazed**



**J suffix
DIL 40
Cerdip ceramic**



**E suffix
LCCC 44
Leadless ceramic chip carrier**

See the ordering information page 27.
Pin connection : see page 25.

5

SUMMARY**A - GENERAL DESCRIPTION**

- 1 - EXPANDED BLOCK DIAGRAM
- 2 - SIGNAL DESCRIPTION

B - DETAILED SPECIFICATIONS

- 1 - SCOPE
- 2 - APPLICABLE DOCUMENTS
 - 2.1 - MIL-STD-883
- 3 - REQUIREMENTS
 - 3.1 - General
 - 3.2 - Design and construction
 - 3.3 - Electrical characteristics
 - 3.4 - Thermal characteristics
 - 3.5 - Mechanical and environment
 - 3.6 - Marking
- 4 - QUALITY CONFORMANCE INSPECTION
 - 4.1 - MIL-STD-883
- 5 - ELECTRICAL CHARACTERISTICS
 - 5.1 - General requirements
 - 5.2 - Static characteristics
 - 5.3 - Dynamic (switching) characteristics
 - 5.4 - Test conditions specific to the device
- 6 - FUNCTIONAL DESCRIPTION
 - 6.1 - MPU registers
 - 6.2 - MPU instruction set
 - 6.3 - MPU addressing modes
 - 6.4 - Summary of cycle-by-cycle operation
- 7 - PREPARATION FOR DELIVERY
 - 7.1 - Packaging
 - 7.2 - Certificate of compliance
- 8 - HANDLING
- 9 - PACKAGE MECHANICAL DATA
 - 9.1 - DIL 40 - Ceramic side brazed package
 - 9.2 - DIL 40 - Cerdip package
 - 9.3 - LCCC 44 Leadless ceramic chip carrier
- 10 - TERMINAL CONNECTIONS
 - 10.1 - DIL 40 - Ceramic side brazed package
 - 10.2 - DIL 40 - Cerdip package
 - 10.3 - LCCC 44 - Leadless ceramic chip carrier
- 11 - ORDERING INFORMATION
 - 11.1 - Hi-REL product
 - 11.2 - Standard product



A - GENERAL DESCRIPTION

1 - EF 6802 EXPANDED BLOCK DIAGRAM




Figure 1: Expanded block diagram.




Figure 2.1: DIL terminal designation.




Figure 2.2: LCCC terminal designation.

2 - SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the EF 6800 except that TSC, DBE, $\emptyset 1$, $\emptyset 2$ input, and two unused pins have been eliminated, and the following signal and timing lines have been added :

- RAM Enable (RE)
- Crystal connections EXTAL and XTAL
- Memory Ready (MR)
- V_{CC} standby
- Enable $\emptyset 2$ output (E)

The following is a summary of the MPU signals :

ADDRESS BUS (A0-A15)

Sixteen pins are used of the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

DATA BUS (D0-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the $\overline{\text{HALT}}$ mode, the machine will stop at the end of an instruction, bus available will be at a high state, valid memory address will be at a low state. The address bus will display the address of the next instruction.

To ensure single instruction operation, transition of the $\overline{\text{HALT}}$ line must occur t_{PCS} before the falling edge of E and the $\overline{\text{HALT}}$ line must go high for one clock cycle.

$\overline{\text{HALT}}$ should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

READ/WRITE ($\overline{\text{R}}/\overline{\text{W}}$)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA)

The bus available signal will normally be in the low state ; when activated, it will go to the high state indicating that the micro-processor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the $\overline{\text{HALT}}$ line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

INTERRUPT REQUEST ($\overline{\text{IRQ}}$)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The $\overline{\text{HALT}}$ line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while $\overline{\text{HALT}}$ is low.

A nominal 3 k Ω pullup resistor to V_{CC} should be used for wire-OR and optimum control of interrupts. $\overline{\text{IRQ}}$ may be tied directly to V_{CC} if not used.



RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FFE, \$FFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by \overline{IRQ} . Power-up and reset timing and power-down sequences shown in Figures 3 and 4, respectively.

\overline{RESET} , when brought low, must be held low for at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the t_{rc} power-up reset that is required.

When \overline{RESET} is released it must go through the low-to-high threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset.

NON-MASKABLE INTERRUPT (\overline{NMI})

A low-going edge on this input request that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the \overline{NMI} signal. The interrupt mask bit in the condition code register has no effect on \overline{NMI} .


The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 k Ω pullup resistor to V_{CC} should be used for wire-OR and optimum control of interrupts. \overline{NMI} may be tied directly to V_{CC} if not used.

Inputs \overline{IRQ} and \overline{NMI} are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 5 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.

5



NOTE: If option 1 is chosen, \overline{RESET} and RE pins can be tied together.

Figure 3: Power-up and reset timing.

Table 1 - Memory map for interrupt vectors

Vector		Description
MS	LS	
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-maskable interrupt
\$FFFA	\$FFFB	Software interrupt
\$FFF8	\$FFF9	Interrupt request




Figure 4 : Power down sequence.






Figure 5 : MPU flowchart.



Y1	C _{in}	C _{out}
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading



Nominal Crystal Parameters*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
R _S	60 Ω	50 Ω	30-50 Ω	20-40 Ω
C ₀	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C ₁	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40K	>30K	>20K	>20K

*These are representative AT-cut parallel resonance crystal parameters only. Crystals of other types of cuts may also be used.

Figure 6 : Crystal specification.

Example of Board Design Using the Crystal Oscillator




Figure 7 : Suggested PC board layout.






Figure 8: Memory ready synchronization.



The E clock will be stretched at end of E high of the cycle during which MR negative meets the t_{PCS} setup time. The t_{PCS} setup time is referenced to the fall of E. If the t_{PCS} setup time is not met, E will be stretched at the end of the next E-high $\frac{1}{2}$ cycle. E will be stretched in integral multiples of $\frac{1}{2}$ cycles.



The E clock will resume normal operation at the end of the $\frac{1}{2}$ cycle during which MR assertion meets the t_{PCS} setup time. The t_{PCS} setup time is referenced to transitions of E were it not stretched. If t_{PCS} setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the t_{PCS} references occur, unless the synchronizing circuit of Figure 14 is used.

Figure 9: MR negative setup time requirement.

RAM ENABLE

A TTL-compatible RAM enable input controls the on-chip RAM of the EF 6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be low three cycles before V_{CC} goes below 4.75 V during power-down. RE should be tied to the correct high or low state if not used.

EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 6). (AT-cut) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 7. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than $tpw_{\phi L}$. The EF 6802 is a dynamic part except of the internal RAM, and requires the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the $4xf_0$ signal, as shown in Figure 8. When MR is high, E will be in normal operation. When MR is low, E will be stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 9.

MR should be tied high (connected directly to V_{CC}) if not used. This is necessary to ensure operation of the part. A maximum stretch is t_{cyc} .

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to $\phi 2$ on the EF 6800. This output is capable of driving one standard TTL load and 130 pF.

V_{CC} STANDBY

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at V_{SB} maximum is I_{SBB} .

5

B - DETAILED SPECIFICATIONS**1 - SCOPE**

This drawing describes the specific requirements for the microprocessor EF 6802 1 and 1.5 MHz, in compliance either with MIL-STD-883 class B.

2 - APPLICABLE DOCUMENTS**2.1 - MIL-STD-883**

- 1) MIL-STD-883 : test methods and procedures for electronics
- 2) MIL-M-38510 : general specifications for microcircuits

3 - REQUIREMENTS**3.1 - General**

The microcircuits are in accordance with the applicable document and as specified herein.

3.2 - Design and construction**3.2.1 - Terminal connections**

Depending on the package, the terminal connections shall be as shown in Figures 2.1 and 2.2.

3.2.2 - Lead material and finish

Lead material and finish shall be any option of MIL-M-38510 except finish C (as described in 3.5.6.1 of 38510).

3.2.3 - Package

The microcircuits are packaged in hermetically sealed ceramic packages which are conform to case outlines of MIL-M-38510 appendix C (when defined):

- 40 lead DIP for side brazed and cerdip dual in line
- 44 terminals SQ LCCC.

The precise case outlines are described on § 9.

3.3 - Electrical characteristics

3.3.1 - Absolute maximum ratings (see Table 2)

Table 2

Symbol	Parameter		Test conditions	Min	Max	Unit
V _{CC}	Supply voltage			-0.3	+7.0	V
V _I	Input voltage			-0.3	+7.0	V
P _{dmax}	Max Power dissipation		T _{case} = -55°C		1.5	W
			T _{case} = +125°C		0.7	W
T _{case}	Operating temperature	M suffix 6802/68A02	f = 1 and 1.5 MHz	-55	+125	°C
		V suffix 6802/68A02	f = 1 and 1.5 MHz	-40	+85	°C
		No suffix 6802/68A02/68B02	f = 1, 1.5 and 2 MHz	0	+70	°C
T _{stg}	Storage temperature			-55	+150	°C
T _j	Junction temperature				+170	°C
T _{leads}	Lead temperature		Max 5 sec. soldering		+270	°C

Note: This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

3.4 - Thermal characteristics (at 25°C)

Table 3

Package	Symbol	Parameter	Value	Unit
DIL 40 Side brazed	θ _{JA}	Thermal resistance - Ceramic junction to ambient	45	°C/W
	θ _{JC}	Thermal resistance - Ceramic junction to case	10	°C/W
DIL 40 Cerdip	θ _{JA}	Thermal resistance - Ceramic junction to ambient	45	°C/W
	θ _{JC}	Thermal resistance - Ceramic junction to case	10	°C/W
LCCC 44	θ _{JA}	Thermal resistance - Ceramic junction to ambient	42	°C/W
	θ _{JC}	Thermal resistance - Ceramic junction to case	15	°C/W

Power considerations

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{I/O}

P_{INT} = I_{CC} × V_{CC}, Watts — Chip Internal Power

P_{I/O} = Power Dissipation on Input and Output Pins — User Determined

For most applications P_{I/O} < P_{INT} and can be neglected.



An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is :

$$P_D = K : (T_J + 273) \quad (2)$$

Solving equations (1) and (2) for K gives :

$$K = P_D \cdot (T_A + 273) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K , the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JC} and θ_{CA} , representing the barrier to heat flow from the semiconductor junction to the package (case), surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}). These terms are related by the equation :

$$\theta_{JA} = \theta_{JC} + \theta_{CA} \quad (4)$$

θ_{JC} is device related and cannot be influenced by the user. However, θ_{CA} is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce θ_{CA} so that θ_{JA} approximately equals θ_{JC} . Substitution of θ_{JC} for θ_{JA} in equation (1) will result in a lower semiconductor junction temperature.

3.5 - Mechanical and environment

The microcircuits shall meet all mechanical environmental requirements of either MIL-STD-883 for class B devices or CECC 90000 devices.

3.6 - Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit are legible and permanently marked with the following information as minimum :

3.6.1 - Thomson logo

3.6.2 - Manufacturer's part number

3.6.3 - Class B identification

3.6.4 - Date-code of inspection lot

3.6.5 - ESD identifier if available

3.6.6 - Country of manufacturing

4 - QUALITY CONFORMANCE INSPECTION

4.1 - MIL-STD-883

Is in accordance with MIL-M-38510 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each production lot. Group C and D inspection are performed on a periodical basis.

5 - ELECTRICAL CHARACTERISTICS

5.1 - General requirements

All static and dynamic electrical characteristics specified. For inspection purpose, refer to relevant specification :

Table 4 : Static electrical characteristics for all electrical variants. See § 5.2.

Table 5 : Dynamic electrical characteristics.

For static characteristics, test methods refer to IEC 748-2 method number, where existing.

For dynamic characteristics (Table 5), test methods refer to clause 5.4 hereafter of this specification.



5.2 - Static characteristics

Table 4 - DC electrical characteristics

 $V_{CC} = 5.0 V_{dc} \pm 5\%$; $V_{SS} = -55^{\circ}C \leq T_c \leq +125^{\circ}C$, unless otherwise noted

Symbol	Characteristic	Min	Typ	Max	Unit
V_{IH}	Input high voltage Logic, \overline{EXTAL} , \overline{RESET}	$V_{SS} + 2.0$ $V_{SS} + 4.0$		V_{CC} V_{CC}	V V
V_{IL}	Input low voltage Logic, \overline{EXTAL} , \overline{RESET}	$V_{SS} - 0.3$		$V_{SS} - 0.8$	V
I_{in}	Input leakage current ($V_{in} = 0$ to 5.25 V, $V_{CC} = \max$) Logic		1.0	2.5	μA
V_{OH}	Output high voltage ($I_{load} = -205 \mu A$, $V_{CC} = \min$) ($I_{load} = -145 \mu A$, $V_{CC} = \min$) ($I_{load} = -100 \mu A$, $V_{CC} = \min$) A0-A15, $\overline{R/W}$, VMA, E D0-D7 BA	$V_{SS} + 2.4$ $V_{SS} + 2.4$ $V_{SS} + 2.4$			V V V
V_{OL}	Output low voltage ($I_{load} = 1.6$ mA, $V_{CC} = \min$)			$V_{SS} + 0.4$	V
P_{INT}	Internal power dissipation (measured at $T_c = -55^{\circ}C$)		0.750	1.5	W
V_{SBB} V_{SB}	V_{CC} standby Power down Power up	4.0 4.75		5.25 5.25	V V
I_{SBB}	Standby current			8.0	mA
C_{in}	Capacitance (see Note) ($V_{in} = 0$, $T_A 25^{\circ}C$, $f = 1.0$ MHz) Logic inputs, \overline{EXTAL}		10 6.5	12.5 10	pF pF
C_{out}	A0-A15, $\overline{R/W}$, VMA			12	pF

* In power-down mode, maximum power dissipation is less than 42 mW.

Note : Capacitances are periodically sampled rather than 100 % tested.

5.3 - Dynamic (switching) characteristics

The limits and values given in this section apply over the full case temperature range $-55^{\circ}C$ to $+125^{\circ}C$ and V_{CC} in the range 4.75 V to 5.25 V, $V_{IL} = 0.8$ V and $V_{IH} = 2.0$ V.

Table 5 - Control timing

 $V_{CC} = 5.0 V \pm 5\%$; $V_{SS} = 0$; $-55^{\circ}C \leq T \leq +125^{\circ}C$ (unless otherwise noted)

Symbol	Characteristics	EF 6802		EF 68A02		EF 68B02		Unit
		Min	Max	Min	Max	Min	Max	
f_o	Frequency of operation	0.1	1.0	0.1	1.5	0.1	2.0	MHz
f_{XTAL}	Crystal frequency	1.0	4.0	1.0	6.0	1.0	8.0	MHz
$4xf_o$	External oscillator frequency	0.4	4.0	0.4	6.0	0.4	8.0	MHz
t_{rc}	Crystal oscillator start up time	100		100		100		ms
t_{PCS} t_{PCr} , t_{PCf}	Processor controls (\overline{HALT} , \overline{MR} , \overline{RE} , \overline{RESET} , \overline{IRQ} , \overline{NMI}) Processor control setup time Processor control rise and fall time (Does not apply to \overline{RESET})	200	100	140	100	110	100	ns ns



Table 6 - Bus timing characteristics


Symbol	Ident Number	Characteristics	EF 6802		EF 68A02		EF 68B02		Unit
			Min	Max	Min	Max	Min	Max	
t _{cyc}	1	Cycle time	1.0	10	0.667	10	0.5	10	μs
PWEL	2	Pulse width, E low	450	5000	280	5000	210	5000	ns
PWEH	3	Pulse width, E high	450	9500	280	9700	220	9700	ns
t _r , t _f	4	Clock rise and fall time		25		25		25	ns
t _{AH}	9	Address hold time*	20		20		20		ns
t _{AV1} t _{AV2}	12	Non-muxed address valid time to E (see Note 1)	160	270	100		50		ns ns
t _{DSR}	17	Read data setup time	100		70		60		ns
t _{DHR}	18	Read data hold time	10		10		10		ns
t _{DDW}	19	Write data delay time		225		170		160	ns
t _{DHW}	21	Write data hold time*	30		20		20		ns
t _{ACC}	29	Usable access time (see Note 2)	535		335		235		ns

* Address and data hold times periodically tested rather than 100 % tested.

Note 1: If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A parts (EF 68A02). On-board RAM can be used for data storage with all parts.

Note 2: Usable access time is computed by: 12 + 3 + 4 - 17.

5



Note 1: Usable access time is computed by: 12 + 3 + 4 - 17.

Figure 10 : Bus timing.

5.4 - Test conditions specific to the device

5.4.1 - Loading network

Figure 11 here below show the loading network applicable two the previous timing table.

C = 130 pF for D0-D7, E
 = 90 pF for A0-A15, R/ \overline{W} , and VMA
 = 30 pF for BA
 R = 11.7 k Ω for D0-D7, E
 = 16.5 k Ω for A0-A15, R/ \overline{W} , and VMA
 = 24 k Ω for BA




Figure 11 : Bus timing test load.




Figure 12 : Typical data bus output delay versus capacitive loading.




Figure 13 : Typical read/write, VMA and address output delay versus capacitive loading.

6 - FUNCTIONAL DESCRIPTION

6.1 - MPU registers

A general block diagram of the EF 6802 is shown in Figure 1. As shown, the number and configuration of the registers are the same as for the EF 6800. The 128x8-bit RAM * has been added to the basic MPU. The first 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 14).

* If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A part (EF 68A03). On-board RAM can be used for data storage with all parts.

PROGRAM COUNTER

The program counter is a two byte (16-bit) register that points to the current program address.

STACK POINTER

The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

ACCUMULATORS

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 15 shows the order of saving the microprocessor status within the stack.

6.2 - MPU Instruction set

The instruction set has 72 different instructions. Included are binary and binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions (Tables 7 through 11). The instruction set is the same as that for the EF 6800.




Figure 14: Programming model of the microprocessing unit.

5

6.3 - MPU addressing modes

There are seven addressing modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 12 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the seconde byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions.

EXTENDED ADDRESSING

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

IMPLIED ADDRESSING

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

RELATIVE ADDRESSING

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of - 125 to + 129 bytes of the present instruction. These are two-byte instructions.

Table 7 - Microprocessor instruction set - alphabetic sequence

ABA	Add Accumulators	CLR	Clear	PUL	Pull Data
ADC	Add with Carry	CLV	Clear Overflow	ROL	Rotate Left
ADD	Add	CMP	Compare	ROR	Rotate Right
AND	Logical And	COM	Complement	RTI	Return from Interrupt
ASL	Arithmetic Shift Left	COP	Compare Index Register	RTS	Return from Subroutine
ASR	Arithmetic Shift Right	DAA	Decimal Adjust	SBA	Subtract Accumulators
BCC	Branch if Carry Clear	DEC	Decrement	SBC	Subtract with Carry
BCS	Branch if Carry Set	DES	Decrement Stack Pointer	SEC	Set Carry
BEQ	Branch if Equal to Zero	DEX	Decrement Index Register	SEI	Set Interrupt Mask
BGE	Branch if Greater or Equal Zero	EOR	Exclusive OR	SEV	Set Overflow
BGT	Branch if Greater than Zero	INC	Increment	STA	Store Accumulator
BHI	Branch if Higher	INS	Increment Stack Pointer	STS	Store Stack Register
BIT	Bit Test	INX	Increment Index Register	STX	Store Index Register
BLE	Branch if Less or Equal	JMP	Jump	SUB	Subtract
BLS	Branch if Lower or Same	JSR	Jump to Subroutine	SWI	Software Interrupt
BLT	Branch if Less than Zero	LDA	Load Accumulator	TAB	Transfer Accumulators
BMI	Branch if Minus	LDS	Load Stack Pointer	TAP	Transfer Accumulators to Condition Code Reg.
BNE	Branch if Not Equal to Zero	LDS	Load Stack Pointer	TBA	Transfer Accumulators
BPL	Branch if Plus	LDX	Load Index Register	TPA	Transfer Accumulator to Condition Code Reg. to Accumulator
BRA	Branch Always	LSR	Logical Shift Right	TST	Test
BSR	Branch to Subroutine	NEG	Negate	TSX	Transfer Stack Pointer to Index Register
BVC	Branch if Overflow Clear	NOP	No Operation	TXS	Transfer Index Register to Stack Pointer
BVS	Branch if Overflow Set	ORA	Inclusive OR Accumulator	WAI	Wait for Interrupt
CBA	Compare Accumulators	PSH	Push Data		
CLC	Clear Carry				
CLI	Clear Interrupt Mask				



Table 8 - Accumulator and memory instructions

OPERATIONS	MNEMONIC	ADDRESSING MODES					BOOLEAN/ARITHMETIC OPERATION (All register labels refer to comments)	COND. CODE REG.								
		IMMED		DIRECT		INDEX		EXTND		IMPLIED		H	N	Z	V	
		OP ~ =	OP ~ =	OP ~ =	OP ~ =	OP ~ =		OP ~ =	OP ~ =	OP ~ =	OP ~ =	OP ~ =	M	I	N	Z
Add	ADD ADDB	88 2 2 CB 2 2	98 3 2 DB 3 2	AB 5 2 EB 5 2	BB 4 3 FB 4 3		A ← M + A B ← M + B									
Add Acmlrns	ABA					1B 2 1	A ← B + A									
Add with Carry	ADCA ADCB	89 2 2 C9 2 2	99 3 2 D9 3 2	A9 5 2 E9 5 2	B9 4 3 F9 4 3		A ← M + C + A B ← M + C + B									
And	ANDA ANDB	84 2 2 C4 2 2	94 3 2 D4 3 2	A4 5 2 E4 5 2	B4 4 3 F4 4 3		A ← M & A B ← M & B									
Bit Test	BITA BITB	85 2 2 C5 2 2	95 3 2 D5 3 2	A5 5 2 E5 5 2	B5 4 3 F5 4 3		A ← M B ← M									
Clear	CLR CLRA CLRB			6F 7 2	7F 6 3		00 ← M 00 ← A 00 ← B									
Compare	CMPA CMPB	81 2 2 C1 2 2	91 3 2 D1 3 2	A1 5 2 E1 5 2	B1 4 3 F1 4 3		A ← M B ← M									
Compare Acmlrns	CBA					11 2 1	A ← B									
Complement, 1's	COM COMA COMB			63 7 2	73 6 3		M ← M A ← A B ← B									
Complement, 2's (Negate)	NEG NEGA NEGB			80 7 2	70 6 3		00 ← M - M 00 ← A - A 00 ← B - B									
Decimal Adjust, A	DAA					19 2 1	Converts Binary Add. of BCD Characters into BCD Format									
Decrement	DEC DECA DECB			6A 7 2	7A 6 3		M ← M - 1 A ← A - 1 B ← B - 1									
Exclusive OR	EXORA EXORB	88 2 2 C8 2 2	98 3 2 D8 3 2	A8 5 2 E8 5 2	B8 4 3 F8 4 3		A ⊕ M B ⊕ M									
Increment	INC INCA INCB			6C 7 2	7C 6 3		M ← M + 1 A ← A + 1 B ← B + 1									
Load Acmlrns	LDAA LDAB	86 2 2 C6 2 2	96 3 2 D6 3 2	A6 5 2 E6 5 2	B6 4 3 F6 4 3		M ← A M ← B									
Or, Inclusive	ORA ORAB	8A 2 2 CA 2 2	9A 3 2 DA 3 2	AA 5 2 EA 5 2	BA 4 3 FA 4 3		A ← M A B ← M B									
Push Data	PSHA PSHB					36 4 1 37 4 1	A → Msp, SP - 1 → SP B → Msp, SP - 1 → SP									
Pull Data	PULA PULB					32 4 1 33 4 1	SP + 1 → SP, Msp ← A SP + 1 → SP, Msp ← B									
Rotate Left	ROL ROLA ROLB			69 7 2	78 6 3		M ← (M << 1) C C ← (M >> 7) M									
Rotate Right	ROR RORA RORB			66 7 2	76 6 3		M ← (M >> 1) C C ← (M << 7) M									
Shift Left, Arithmetic	ASL ASLA ASLB			68 7 2	78 6 3		M ← (M << 1) 0 C ← (M >> 7) 0									
Shift Right, Arithmetic	ASR ASRA ASRB			67 7 2	77 6 3		M ← (M >> 1) M C ← (M << 7) M									
Shift Right, Logic	LSR LSRA LSRB			64 7 2	74 6 3		M ← (M >> 1) 0 C ← (M << 7) 0									
Store Acmlrns	STAA STAB		97 4 2 D7 4 2	A7 6 2 E7 6 2	B7 5 3 F7 5 3		A ← M B ← M									
Subtract	SUBA SUBB	80 2 2 C0 2 2	90 3 2 D0 3 2	A0 5 2 E0 5 2	B0 4 3 F0 4 3		A ← M - A B ← M - B									
Subtract Acmlrns	SBA					10 2 1	A ← B - A									
Subtr with Carry	SBCA SBCB	82 2 2 C2 2 2	92 3 2 D2 3 2	A2 5 2 E2 5 2	B2 4 3 F2 4 3		A ← M - C - A B ← M - C - B									
Transfer Acmlrns	TAB TBA					16 2 1 17 2 1	A ← B B ← A									
Test, Zero or Minus	TSTA TSTB			6D 7 2	7D 6 3		M ← 0 A ← 0 B ← 0									

LEGEND:

- OP Operation Code (Hexadecimal)
- ~ Number of MPU Cycles.
- ⊖ Number of Program Bytes.
- + Arithmetic Plus.
- Arithmetic Minus.
- ⊖ Boolean AND.
- ⊕ Boolean Inclusive OR.
- ⊖ Boolean Exclusive OR.
- ⊖ Complement of M.
- Transfer Into.
- 0 Bit = Zero.
- 00 Byte = Zero.

CONDITION CODE SYMBOLS

- H Half carry from bit 3.
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry from bit 7
- R Reset Always
- S Set Always
- ! Test and set if true, cleared otherwise
- Not Affected

Note - Accumulator addressing mode instructions are included in the column for IMPLIED addressing

5

Table 9 - Index register and stack manipulation instructions

POINTER OPERATIONS	MNEMONIC	COND. CODE REG.												BOOLEAN/ARITHMETIC OPERATION	COND. CODE REG.								
		IMMED			DIRECT			INDEX			EXTND				IMPLIED			H	I	N	Z	V	C
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#						
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	6	2	BC	5	3				$X_H - M, X_L - (M + 1)$	•	•	•	•	•	•
Decrement Index Reg	DEX													09	4	1	$X - 1 - X$	•	•	•	•	•	•
Decrement Stack Ptr	DES													34	4	1	$SP - 1 - SP$	•	•	•	•	•	•
Increment Index Reg	INX													08	4	1	$X + 1 - X$	•	•	•	•	•	•
Increment Stack Ptr	INS													31	4	1	$SP + 1 - SP$	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3				$M - X_H, (M + 1) - X_L$	•	•	•	•	•	•
Load Stack Ptr	LDS	BE	3	3	9E	4	2	AE	6	2	BE	5	3				$M - SP_H, (M + 1) - SP_L$	•	•	•	•	•	•
Store Index Reg	STX				DF	5	2	EF	7	2	FF	6	3				$X_H - M, X_L - (M + 1)$	•	•	•	•	•	•
Store Stack Ptr	STS				9F	5	2	AF	7	2	BF	6	3				$SP_H - M, SP_L - (M + 1)$	•	•	•	•	•	•
Index Reg - Stack Ptr	TXS													35	4	1	$X - 1 - SP$	•	•	•	•	•	•
Stack Ptr - Index Reg	TSX													30	4	1	$SP + 1 - X$	•	•	•	•	•	•

Table 10 - Jump and branch instructions

OPERATIONS	MNEMONIC	COND. CODE REG.												BRANCH TEST	COND. CODE REG.					
		RELATIVE			INDEX			EXTND			IMPLIED				H	I	N	Z	V	C
		OP	~	#	OP	~	#	OP	~	#	OP	~	#							
Branch Always	BRA	20	4	2										None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	4	2										C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	4	2										C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	4	2										Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	4	2										$N \oplus V = 0$	•	•	•	•	•	•
Branch If > Zero	BGT	2E	4	2										$Z + (N \oplus V) = 0$	•	•	•	•	•	•
Branch If Higher	BHI	22	4	2										$C + Z = 0$	•	•	•	•	•	•
Branch If < Zero	BLE	2F	4	2										$Z + (N \oplus V) = 1$	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	4	2										$C + Z = 1$	•	•	•	•	•	•
Branch If < Zero	BLT	2D	4	2										$N \oplus V = 1$	•	•	•	•	•	•
Branch If Minus	BMI	28	4	2										N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	4	2										Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	4	2										V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	4	2										V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	4	2										N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	8	2											•	•	•	•	•	•
Jump	JMP				6E	4	2	7E	3	3				See Special Operations (Figure 16)	•	•	•	•	•	•
Jump To Subroutine	JSR				AD	8	2	BD	9	3					Advances Prog. Cntr. Only	•	•	•	•	•
No Operation	NOP										01	2	1			•	•	•	•	•
Return From Interrupt	RTI										3C	10	1		•	•	•	•	•	•
Return From Subroutine	RTS										39	5	1		•	•	•	•	•	•
Software Interrupt	SWI										3F	12	1		•	•	•	•	•	•
Wait for Interrupt	WAI										3E	9	1		•	•	•	•	•	•

SP = Stack Pointer
 CC = Condition Codes (Also called the Processor Status Byte)
 ACCB = Accumulator B
 ACCA = Accumulator A
 IXH = Index Register, Higher Order 8 Bits
 IXL = Index Register, Lower Order 8 Bits
 PCH = Program Counter, Higher Order 8 Bits
 PCL = Program Counter, Lower Order 8 Bits






Figure 15: Saving the status of the microprocessor in the stack.

SPECIAL OPERATIONS

JSR, JUMP TO SUBROUTINE:




BSR, BRANCH TO SUBROUTINE:



JMP, JUMP:



RTS, RETURN FROM SUBROUTINE:



RTI, RETURN FROM INTERRUPT:




Figure 16 : Special operations.

Table 11 - Condition code register manipulation instructions

OPERATIONS	MNEMONIC	IMPLIED		BOOLEAN OPERATION	COND. CODE REG.								
		OP	#		5	4	3	2	1	0			
		~	#		H	I	N	Z	V	C			
Clear Carry	CLC	0C	2 1	0 ← C	•	•	•	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2 1	0 → I	•	R	•	•	•	•	•	•	•
Clear Overflow	CLV	0A	2 1	0 → V	•	•	•	•	•	•	•	•	R
Set Carry	SEC	0D	2 1	1 → C	•	•	•	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2 1	1 → I	•	S	•	•	•	•	•	•	•
Set Overflow	SEV	08	2 1	1 → V	•	•	•	•	•	•	•	•	S
Accmltr A → CCR	TAP	06	2 1	A → CCR	•	•	•	•	•	•	•	•	•
CCR → Accmltr A	TPA	07	2 1	CCR → A	•	•	•	•	•	•	•	•	•

CONDITION CODE REGISTER NOTES: (Bit set if test is true and cleared otherwise)

- 1 (Bit V) Test : Result = 10000000?
- 2 (Bit C) Test : Result ≠ 00000000?
- 3 (Bit C) Test : Decimal value of most significant BCD character greater than nine? (Not cleared if previously set)
- 4 (Bit V) Test : Operand = 10000000 prior to execution ?
- 5 (Bit V) Test : Operand = 01111111 prior to execution ?
- 6 (Bit V) Test : Set equal to result of N + C after shift has occurred.
- 7 (Bit N) Test : Sign bit of most significant (MS) byte = 1 ?
- 8 (Bit V) Test : 2's complement overflow from subtraction of MS by tes ?
- 9 (Bit N) Test : Result less than zero ? (bit 15 = 1).
- 10 (All) Load condition code register from stack. (See special operations).
- 11 (Bit I) Set when interrupt occurs. If previously set, a non-maskable interrupt is required to exit the wait state.
- 12 (All) Set according to the content of Accumulator A.

Table 12 - Instruction addressing modes and associated execution times (times in machine cycle)

	(Dual Operand)								(Dual Operand)						
	ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative		ACCX	Immediate	Direct	Extended	Indexed	Implied	
ABA	•	•	•	•	•	•	•	INC	•	•	•	•	•	•	
ADC	x	•	•	•	•	•	•	INS	•	•	•	•	•	•	
ADD	x	•	•	•	•	•	•	INX	•	•	•	•	•	•	
AND	x	•	•	•	•	•	•	JMP	•	•	•	•	•	•	
ASL	•	•	•	•	•	•	•	JSR	•	•	•	•	•	•	
ASR	•	•	•	•	•	•	•	LDA	x	•	•	•	•	•	
BCC	•	•	•	•	•	•	•	LDS	•	•	•	•	•	•	
BCS	•	•	•	•	•	•	•	LDX	•	•	•	•	•	•	
BEA	•	•	•	•	•	•	•	LSR	•	•	•	•	•	•	
BGE	•	•	•	•	•	•	•	NEG	•	•	•	•	•	•	
BGT	•	•	•	•	•	•	•	NOP	•	•	•	•	•	•	
BHI	•	•	•	•	•	•	•	ORA	x	•	•	•	•	•	
BIT	x	•	•	•	•	•	•	PSH	•	•	•	•	•	•	
BLE	•	•	•	•	•	•	•	PUL	•	•	•	•	•	•	
BLS	•	•	•	•	•	•	•	ROL	•	•	•	•	•	•	
BLT	•	•	•	•	•	•	•	ROF	•	•	•	•	•	•	
BMI	•	•	•	•	•	•	•	RTI	•	•	•	•	•	•	
BNE	•	•	•	•	•	•	•	RTS	•	•	•	•	•	•	
BPL	•	•	•	•	•	•	•	SBA	•	•	•	•	•	•	
BRA	•	•	•	•	•	•	•	SBC	x	•	•	•	•	•	
BSR	•	•	•	•	•	•	•	SEC	•	•	•	•	•	•	
BVC	•	•	•	•	•	•	•	SEI	•	•	•	•	•	•	
BVS	•	•	•	•	•	•	•	SEV	•	•	•	•	•	•	
CBA	•	•	•	•	•	•	•	STA	x	•	•	•	•	•	
CLC	•	•	•	•	•	•	•	STS	•	•	•	•	•	•	
CLI	•	•	•	•	•	•	•	STX	•	•	•	•	•	•	
CLR	•	•	•	•	•	•	•	SUB	x	•	•	•	•	•	
CLV	•	•	•	•	•	•	•	SWI	•	•	•	•	•	•	
CMP	x	•	•	•	•	•	•	TAB	•	•	•	•	•	•	
COM	•	•	•	•	•	•	•	TAP	•	•	•	•	•	•	
CPX	•	•	•	•	•	•	•	TBA	•	•	•	•	•	•	
DAA	•	•	•	•	•	•	•	TPA	•	•	•	•	•	•	
DEC	•	•	•	•	•	•	•	TST	•	•	•	•	•	•	
DES	•	•	•	•	•	•	•	TSX	•	•	•	•	•	•	
DEX	•	•	•	•	•	•	•	TSX	•	•	•	•	•	•	
EOR	x	•	•	•	•	•	•	WAI	•	•	•	•	•	•	

NOTE: Interrupt time is 12 cycles from the end of the instruction being executed, except following a WAI instruction. Then it is 4 cycles

6.4 - Summary of cycle-by-cycle operation

Table 13 provides a detailed description of the information present on the address bus, data bus, valid memory address line (VMA), and the read/write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 13 - Operations summary

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
IMMEDIATE						
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	2	1 2	1 1	Op Code Address Op Code Address + 1	1 1	Op Code Operand Data
CPX LDS LDX	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Op Code Address + 2	1 1 1	Op Code Operand Data (High Order Byte) Operand Data (Low Order Byte)
DIRECT						
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	3	1 2 3	1 1 1	Op Code Address Op Code Address + 1 Address of Operand	1 1 1	Op Code Address of Operand Operand Data
CPX LDS LDX	4	1 2 3 4	1 1 1 1	Op Code Address Op Code Address + 1 Address of Operand Operand Address + 1	1 1 1 1	Op Code Address of Operand Operand Data (High Order Byte) Operand Data (Low Order Byte)
STA	4	1 2 3 4	1 1 0 1	Op Code Address Op Code Address + 1 Destination Address Destination Address	1 1 1 0	Op Code Destination Address Irrelevant Data (Note 1) Data from Accumulator
STS STX	5	1 2 3 4 5	1 1 0 1 1	Op Code Address Op Code Address + 1 Address of Operand Address of Operand Address of Operand + 1	1 1 1 0 0	Op Code Address of Operand Irrelevant Data (Note 1) Register Data (High Order Byte) Register Data (Low Order Byte)
INDEXED						
JMP	4	1 2 3 4	1 1 0 0	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry)	1 1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	5	1 2 3 4 5	1 1 0 0 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset	1 1 1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Operand Data
CPX LDS LDX	6	1 2 3 4 5 6	1 1 0 0 1 1	Op Code Address Op Code Address + 1 Index Register Index Register Plus Offset (w/o Carry) Index Register Plus Offset Index Register Plus Offset + 1	1 1 1 1 1 1	Op Code Offset Irrelevant Data (Note 1) Irrelevant Data (Note 1) Operand Data (High Order Byte) Operand Data (Low Order Byte)

5

Table 13 - Operations summary (continued)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INDEXED (Continued)						
STA	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	7	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		7	1/0 (Note 3)	Index Register Plus Offset	0	New Operand Data (Note 3)
STS STX	7	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR	8	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		7	0	Index Register	1	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
EXTENDED						
JMP	3	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data
CPX LDS LDX	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data (High Order Byte)
		5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
STA A STA B	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	1	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	0	Operand Destination Address	1	Irrelevant Data (Note 1)
		5	1	Operand Destination Address	0	Data from Accumulator
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Current Operand Data
		5	0	Address of Operand	1	Irrelevant Data (Note 1)
		6	1/0 (Note 3)	Address of Operand	0	New Operand Data (Note 3)

Table 13 - Operations summary (continued)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
EXTENDED (Continued)						
STS STX	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR	9	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
		5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
INHERENT						
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
DES DEX INS INX	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Accumulator Data
		4	0	Stack Pointer - 1	1	Accumulator Data
PUL	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
TSX	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	0	New Index Register	1	Irrelevant Data (Note 1)
TXS	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	0	Index Register	1	Irrelevant Data
		4	0	New Stack Pointer	1	Irrelevant Data
RTS	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)

5

Table 13 - Operations summary (continued)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INHERENT (Continued)						
WAI	9	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	1	Contents of Cond. Code Register
RTI	10	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack
		5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer - 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE						
BCC BHI BNE BCS BLE BPL BEQ BLS BRA BGE BLT BVC BGT BMI BVS	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		4	0	Branch Address	1	Irrelevant Data (Note 1)
BSR	8	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (Note 1)
		8	0	Subroutine Address (Note 4)	1	Irrelevant Data (Note 1)

NOTES:

1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
2. Data is ignored by the MPU.
3. For TST, VMA=0 and Operand data does not change.
4. MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address



7 - PREPARATION FOR DELIVERY

7.1 - Packaging

Microcircuit are prepared for delivery in accordance with MIL-M-38510 or CECC 90000.

7.2 - Certificate of compliance

TMS offers a certificate of compliance with each shipment of parts, affirming the products are in compliance either with MIL-STD-883 or CECC 90000 and guarantying the parameters are tested at extreme temperatures for the entire temperature range.

8 - HANDLING


MOS device must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended :

- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipment, tools and operator.
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50 %, if practical.

9 - PACKAGE MECHANICAL DATA


9.1 - DIL 40 - Ceramic side brazed package

Conform to MIL-M-38510, appendix C, P-AE outline.




5

9.2 - DIL 40 - Cerdip package



9.3 - LCCC 44 - Leadless Ceramic Chip Carrier



10 - TERMINAL CONNECTIONS**10.1 - DIL 40 - Ceramic side brazed package**

See page 3.

10.2 - DIL 40 - Cerdip package

See page 3.

10.3 - LCCC 44 - Leadless Ceramic Chip Carrier

See page 3.

11 - ORDERING INFORMATION**11.1 - HI-REL product**

Commercial TMS Part-Number (see Note)	Norms	Package	Temperature range T _c (°C)	Frequency (MHz)	Drawing number
EF6802JMB/C	MIL-STD-883	Cerdip 40	- 55 / + 125	1	Data sheet
EF68A02JMB/C	MIL-STD-883	Cerdip 40	- 55 / + 125	1.5	Data sheet
EF6802CMB/C	MIL-STD-883	DIL 40	- 55 / + 125	1	Data sheet
EF68A02CMB/C	MIL-STD-883	DIL 40	- 55 / + 125	1.5	Data sheet
EF6802EMB/C	MIL-STD-883	LCCC 44	- 55 / + 125	1	Data sheet
EF68A02EMB/C	MIL-STD-883	LCCC 44	- 55 / + 125	1.5	Data sheet
EF6802CMG/B	NFC 96883	DIL 40	- 55 / + 125	1	Class G
EF68A02CMG/B	NFC 96883	DIL 40	- 55 / + 125	1.5	Class G
EF6802EMG/B	NFC 96883	LCCC 44	- 55 / + 125	1	Class G
EF68A02EMG/B	NFC 96883	LCCC 44	- 55 / + 125	1.5	Class G

Note : THOMSON COMPOSANTS MILITAIRES ET SPATIAUX.**11.2 - Standard product**

Commercial TMS Part-Number (see Note)	Norms	Package	Temperature range T _c (°C)	Frequency (MHz)	Drawing number
EF6802J	TMS Standard	Cerdip 40	0 / + 70	1	Internal
EF68A02J	TMS Standard	Cerdip 40	0 / + 70	1.5	Internal
EF68B02J	TMS Standard	Cerdip 40	0 / + 70	2	Internal
EF6802JV	TMS Standard	Cerdip 40	- 40 / + 85	1	Internal
EF68A02JV	TMS Standard	Cerdip 40	- 40 / + 85	1.5	Internal
EF6802JM	TMS Standard	Cerdip 40	- 55 / + 125	1	Internal
EF68A02JM	TMS Standard	Cerdip 40	- 55 / + 125	1.5	Internal
EF6802EM	TMS Standard	LCCC 44	- 55 / + 125	1	Internal
EF68A02EM	TMS Standard	LCCC 44	- 55 / + 125	1.5	Internal

Note : THOMSON COMPOSANTS MILITAIRES ET SPATIAUX.

EF6802 C M B/C

Type

Packages:

J = Ceramic Cerdip DIL 40
 C = Ceramic DIL 40 (side brased)
 E = LCC 44

Temperature /Tcase:

M = -55°C/ +125°C
 V = -40°C/ +85°C
 _ = 0/ +70°C

Screening:

_ = Standard
 G/B = NFC 96883 Cl.G
 B/C = MIL STD 883 Cl.B