THOMSON COMPOSANTS MILITAIRES ET SPATIAUX

8-BIT MICROPROCESSOR WITH INTERNAL CLOCK

DESCRIPTION

The EF 6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present EF 6800 plus an internal clock oscillator and driver on the same chip. In addition, the EF 6802 has 128 bytes of on-board RAM located at hex addresses \$0000 to \$007F. The first 32 bytes of RAM, at hex addresses \$0000 to \$001F, may be retained in a low power mode by utilizing V_{CC} standby; thus, facilitating memory retention during a power-down situation.

The EF 6802 is completely software compatible with the EF 6800 as well as the entire EF 6800 family of parts. Hence, the EF 6802 is expandable to 64 K words.

MAIN FEATURES

- On-chip clock circuit.
- 128 x 8 bit on-chip RAM.
- 32 bytes of RAM are retainable.
- Software-compatible with the EF 6800.
- Expandable to 64 K words.
- Standard TTL-compatible inputs and outputs.
- 8-bit word size.
- 16-bit memory addressing.
- Interrupt capability.
- Two available versions: EF 6802 (1.0 MHz), EF 68A02 (1.5 MHz).
- EF 68B02J (2 MHz in 0-70°C).

C suffix DIL 40 Ceramic side brazed J suffix DIL 40 Cerdip ceramic



E suffix LCCC 44 Leadless ceramic chip carrier

SCREENING / QUALITY

This product is manufactured in full compliance with either:

- MIL-STD-883 (class B).
- or according to TMS standards.

See the ordering information page 27.

Pin connection : see page 25.

June 1992

1/28

SUMMARY

- A GENERAL DESCRIPTION
 - 1 EXPANDED BLOCK DIAGRAM
- 2 SIGNAL DESCRIPTION

B - DETAILED SPECIFICATIONS

- 1 SCOPE
- 2 APPLICABLE DOCUMENTS
 - 2.1 MIL-STD-883

3 - REQUIREMENTS

- 3.1 General
- 3.2 Design and construction
- 3.3 Electrical characteristics
- 3.4 Thermal characteristics
- 3.5 Mechanical and environment
- 3.6 Marking

4 - QUALITY CONFORMANCE INSPECTION

4.1 - MIL-STD-883

5 - ELECTRICAL CHARACTERISTICS

- 5.1 General requirements
- 5.2 Static characteristics
- 5.3 Dynamic (switching) characteristics
- 5.4 Test conditions specific to the device

6 - FUNCTIONAL DESCRIPTION

- 6.1 MPU registers
- 6.2 MPU instruction set
- 6.3 MPU addressing modes
- 6.4 Summary of cycle-by-cycle operation

7 - PREPARATION FOR DELIVERY

- 7.1 Packaging
- 7.2 Certificate of compliance

8 - HANDLING

9 - PACKAGE MECHANICAL DATA

- 9.1 DIL 40 Ceramic side brazed package
- 9.2 DIL 40 Cerdip package
- 9.3 LCCC 44 Leadless ceramic chip carrier

10 - TERMINAL CONNECTIONS

- 10.1 DIL 40 Ceramic side brazed package
- 10.2 DIL 40 Cerdip package
- 10.3 LCCC 44 Leadless ceramic chip carrier

11 - ORDERING INFORMATION

- 11.1 Hi-REL product
- 11.2 Standard product

A - GENERAL DESCRIPTION

1 · EF 6802 EXPANDED BLOCK DIAGRAM




Figure 1: Expanded block diagram.




Figure 2.1: DIL terminal designation.

Figure 2.2: LCCC terminal designation.

2 · SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals are similar to those of the EF 6800 except that TSC, DBE, \varnothing 1, \varnothing 2 input, and two unused pins have been eliminated, and the following signal and timing lines have been added:

RAM Enable (RE)

Crystal connections EXTAL and XTAL

Mémory Ready (MR)

V_{CC} standby Enable Ø2 output (E)

The following is a summary of the MPU signals:

ADDRESS BUS (A0-A15)

Sixteen pins are used of the address bus. The outputs are capable of driving one standard TTL load and 90 pF. These lines do not have three-state capability.

DATA BUS (DO-D7)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It alos three-state output buffers capable of driving one standard TTL load and 130 pF.

Data bus will be in the output mode when the internal RAM is accessed and RE will be high. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded form \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

HALT

When this input is in the low state, all activity in the machine will be halted. This input is level sensitive. In the HALT mode, the machine will stop at the end of an instruction, bus available will be at a high state, valid memory address will be at a low state. The addess bus will display the address of the next instruction.

To ensure single instruction operation, transition of the HALT line must occur tpcs before the falling edge of E and the HALT line must go high for one clock cycle.

HALT should be tied high if not used. This is good engineering design practice in general and necessary to ensure proper operation of the part.

READ/WRITE (R/W)

This TTL-compatible output signals the peripherals and memory devices whether the MPU is in a read (high) or write (low) state. The normal standby state of this signal is read (high). When the processor is halted, it will be in the read state. This output is capable of driving one standard TTL load and 90 pF.

VALID MEMORY ADDRESS (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90 pF may be directly driven by this active high signal.

BUS AVAILABLE (BA)

The bus available signal will normally be in the low state; when activated, it will go to the high stae indicating that the micro-processor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the HALT line is in the low state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off-state and other outputs to their normally inactive level. The procesor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30 pF.

INTERRUPT REQUEST (IRQ)

A low level on this input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the condition code register is not set, the machine will begin an interrupt sequence. The index register, program counter, accumulators, and condition code register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFF8 and \$FFF9 is loaded which causes the MPU to branch to an interrupt routine in memory.

The HALT line must be in the high state for interrupts to be serviced. Interrupts will be latched internally while HALT is low.

A nominal $3 \text{ k}\Omega$ pullup resistor to VCC should be used for wire-OR and optimum control of interrupts. $\overline{\text{IRQ}}$ may be tied directly to VCC if not used.

_1

RESET

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is low, the MPU is inactive and the information in the registers will be lost. If a high level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced high. For the restart, the last two (\$FF-E, \$FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart outine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by IRQ. Power-up and reset timing and power-down sequences shown in Figures 3 and 4, respectively.

RESET, when brought low, must be held low at least three clock cycles. This allows adequate time to respond internally to the reset. This is independent of the tro power-up reset that is required.

When RESET is released it must go through the low-to-high threshold without bouncing, oscillating, or otherwise causing an erroneous reset (less than three clock cycles). This may cause improper MPU operation until the next valid reset.

NON-MASKABLE INTERRUPT (NMI)

A low-going edge on this input request that a non-maskable interrupt sequence be generated within the processor. As with the interrupt request signal, the processor will complete the current instruction that is being executed before it recognizes the NMI signal. The interrupt mask bit in the condition code register has no effect on NMI.

The index register, program counter, accumulators, and condition code registers are stored away on the stack. At the end of the cycle, a 16-bit vectoring address which is located in memory locations \$FFFC and \$FFFD is loaded causing the MPU to branch to an interrupt service routine in memory.

A nominal 3 kΩ pullup resitor to V_{CC} should be used for wire-OR and optimum control of interrupts. NMI may be tied directly to V_{CC} if not used.

Inputs IRQ and MII are hardware interrupt lines that are sampled when E is high and will start the interrupt routine on a low E following the completion of an instruction.

Figure 5 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.




Figure 3: Power-up and reset timing.

Table 1 - Memory map for interrupt vectors

Ve	ctor	Decembries
MS	\$FFFE \$FFFF \$FFFC \$FFFD \$FFFA \$FFFB	Description
\$FFFE	\$FFFF	Restart
\$FFFC	\$FFFD	Non-maskable interrupt
\$FFFA	\$FFFB	Software interrupt
\$FFF8	\$FFF9	Interrupt request




Figure 4: Power down sequence.






Figure 5: MPU flowchart.



Y1	Cin	Cout
3.58 MHz	27 pF	27 pF
4 MHz	27 pF	27 pF
6 MHz	20 pF	20 pF
8 MHz	18 pF	18 pF

Crystal Loading



Nominal Crystal Parameters*

	3.58 MHz	4.0 MHz	6.0 MHz	8.0 MHz
RS	60 Ω	50 Ω	30-50 Ω	20-40 Ω
CO	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0.02 pF	0.01-0.02 pF
Q	>40K	>30K	> 20K	> 20K

*These are representative AT-cut parallel resonance crystal parameters only. Crystals of other types of cuts may also be used.

Figure 6: Crystal specification.

Example of Board Design Using the Crystal Oscillator




Figure 7: Suggested PC board layout.






Figure 8: Memory ready synchronization.



The E clock will be stretched at end of E high of the cycle during which MR negative meets the tPCS setup time. The tPCS setup time is referenced to the fall of E. If the tpcs setup time is not met, E will be stretched at the end of the next E-high ½ cycle. E will be stretched in integral multiples of 1/2 cycles.



The E clock will resume normal operation at the end of the ½ cycle during which MR assertion meets the tpcs setup time. The tpcs setup time is referenced to transitions of E were it not stretched. If tpcs setup time is not met, E will fall at the second possible transition time after MR is asserted. There is no direct means of determining when the tpcs references occur, unless the synchronizing circuit of Figure 14 is used.

Figure 9: MR negative setup time requirement.

9026872 0002781 314 |

RAM ENABLE

A TTL-comaptible RAM enable input controls the on-chip RAM of the EF 6802. When placed in the high state, the on-chip memory is enabled to respond to the MPU controls. In the low state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be low three cycles before V_{CC} goes below 4.75 V during power-down. RE should be tied to the correct high or low state if not used.

EXTAL AND XTAL

These inputs are used for the internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (see Figure 6). (AT-cut) A divide-by-four circuit has been added so a 4 MHz crystal may be used in lieu of a 1 MHz crystal for a more cost-effective system. An example of the crystal circuit layout is shown in Figure 7. Pin 39 may be driven externally by a TTL input signal four times the required E clock frequency. Pin 38 is to be grounded.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the on-chip oscillator.

LC networks are not recommended to be used in place of the crystal.

If an external clock is used, it may not be halted for more than t_{PWOL} . The EF 6802 is a dynamic part except of the internal RAM, and requires the external clock to retain information.

MEMORY READY (MR)

MR is a TTL-compatible input signal controlling the stretching of E. Use of MR requires synchronization with the 4xf₀ signal, as shown in Figure 8. When MR is high, E will be in normal operation. When MR is low, E will ve stretched integral numbers of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Figure 9.

MR should be tied high (connected directly to V_{CC}) if not used. This is necessary to ensure operation of the part. A maximum stretch is t_{CVC}.

ENABLE (E)

This pin supplies the clock for the MPU and the rest of the system. This is a single-phase, TTL-compatible clock. This clock may be conditioned by a memory read signal. This is equivalent to $\varnothing 2$ on the EF 6800. This output is capable of driving one standard TTL load and 130 pF.

VCC STANDBY

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus, retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed. Maximum current drain at VSB maximum is ISBB.

B - DETAILED SPECIFICATIONS

1 - SCOPE

This drawing describes the specific requirements for the microprocessor EF 6802 1 and 1.5 MHz, in compliance either with MIL-STD-883 class B.

2 - APPLICABLE DOCUMENTS

2.1 - MIL-STD-883

- 1) MIL-STD-883: test methods and procedures for electronics
- MIL-M-38510 : general specifications for microcircuits

3 · REQUIREMENTS

3.1 - General

The microcircuits are in accordance with the applicable document and as specified herein.

3.2 - Design and construction

3.2.1 · Terminal connections

Depending on the package, the terminal connections shall be is shown in Figures 2.1 and 2.2.

3.2.2 · Lead material and finish

Lead material and finish shall be any option of MIL-M-38510 except finish C (as described in 3.5.6.1 of 38510).

3.2.3 - Package

The macrocircuits are packaged in hermetically sealed ceramic packages which are conform to case outlines of MIL-M-38510 appendix C (when defined):

- 40 lead DIP for side brazed and cerdip dual in line
- 44 terminals SQ LCCC.

The precise case outlines are described on § 9.

3.3 · Electrical characteristics

3.3.1 - Absolute maximum ratings (see Table 2)

Table 2

Symbol	P	Parameter	Test conditions	Min	Max	Unit
Vcc	Supply voltage			-0.3	+ 7.0	٧
٧į	Input voltage			-0.3	+7.0	٧
P _{dmax}	Max Power dissipation		T _{case} = -55°C		1.5	W
' umax	Max 1 Ower dissipation		T _{case} = +125°C		0.7	w
		M suffix 6802/68A02	f = 1 and 1.5 MHz	- 55	+ 125	∘c
T _{case}	Operating temperature	V suffix 6802/68A02	f = 1 and 1.5 MHz	- 40	+85	°C
	<u> </u>	No suffix 6802/68A02/68B02	f = 1, 1.5 and 2 MHz	0	+70	°C
T _{stg}	Storage temperature			- 55	+ 150	°C
Tj	Junction temperature	-			+ 170	°C
Tleads	Lead temperature		Max 5 sec. soldering		+ 270	°C

Note: This input contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltage voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

3.4 - Thermal characteristics (at 25°C)

Table 3

Package	Symbol	Parameter	Value	Unit
DIL 40 Side brazed	θ JC	Thermal resistance - Ceramic junction to ambient Thermal resistance - Ceramic junction to case	45 10	°C/W
DIL 40 Cerdip	θ JA θ JC	Thermal resistance - Ceramic junction to ambient Thermal resistance - Ceramic junction to case	45 10	°C/W °C/W
LCCC 44	θ JA θ JC	Thermal resistance - Ceramic junction to ambient Thermal resistance - Ceramic junction to case	42 15	°C/W

Power considerations

The average chip-junction temperature, TJ, in °C can be obtained from:

$$T_J = T_A + (P_D \bullet \theta_{JA})$$

(1)

TA = Ambient Temperature, °C

θJA = Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{I/O}$

PINT = ICC × VCC, Watts — Chip Internal Power

PI/O = Power Dissipation on Input and Output Pins — User Determined

For most applications PI/O < PINT and can be neglected.

An approximate reliationship between PD and TJ (if PI/O is neglected) is:

$$P_D = K : (T_J + 273)$$

(2)

(3)

Solving equations (1) and (2) for K gives:

$$K = P_D \bullet (T_A + 273) + \theta_{JA} \bullet P_D^2$$

where K is a constant pertaining to the particular part K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JC} and θ_{CA} , representing the barrier to heat flow from the semiconductor junction to the package (case), surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}) . These terms are related by the equation:

$$\theta_{jA} = \theta_{JC} + \theta_{CA}$$
 (4)

 $\theta_{
m JC}$ is device related and cannot be influenced by the user. However, $\theta_{
m CA}$ is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce $\theta_{
m CA}$ so that $\theta_{
m JA}$ approximately equals $\theta_{
m JC}$. Substitution of $\theta_{
m JC}$ for $\theta_{
m JA}$ in equation (1) will result in a lower semiconductor junction temperature.

3.5 - Mechanical and environment

The microcircuits shall meet all mechanical environmental requirements of either MIL-STD-883 for class B devices or CECC 90000 devices.

3.6 · Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit are legible and permanently marked with the following information as minimum:

3.6.1 · Thomson logo 3.6.2 · Manufacturer's part number

- 3.6.3 Class B identification
- 3.6.4 Date-code of inspection lot
- 3.6.5 · ESD identifier if available
- 3.6.6 Country of manufacturing

4 - QUALITY CONFORMANCE INSPECTION

4.1 - MIL-STD-883

Is in accordance with MIL-M-38510 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each production lot. Group C and D inspection are performed on a periodical basis.

5 · ELECTRICAL CHARACTERISTICS

5.1 · General requirements

All static and dynamic electrical characteristics specified. For inspection purpose, refer to relevant specification:

Table 4: Static electrical characteristics for all electrical variants. See § 5.2.

Table 5: Dynamic electrical characteristics.

For static characteristics, test methods refer to IEC 748-2 method number, where existing.

For dynamic characteristics (Table 5), test methods refer to clause 5.4 hereafter of this specification.

5.2 - Static characteristics

Table 4 - DC electrical characteristics

 $V_{CC} = 5.0 V_{dc} \pm 5 \%$; $V_{SS} = -55^{\circ}C \leqslant T_{C} \leqslant +125^{\circ}C$, unless otherwise noted

Symbol	Characteristic	Min	Тур	Max	Unit
VIН	Input high voltage Logic, EXTAL RESET	V _{SS} +2.0 V _{SS} +4.0		VCC VCC	V V
VIL	Input low voltage Logic, EXTAL, RESET	V _{SS} -0.3		V _{SS} -0.8	٧
lin	Input leakage current (Vin = 0 to 5.25 V, VCC = max) Logic		1.0	2.5	μA
۷он	Output high voltage $ \begin{array}{lll} \text{Output high voltage} \\ \text{(I)oad} &= -205~\mu\text{A, V}_{CC} = \min) \\ \text{(I)oad} &= -145~\mu\text{A, V}_{CC} = \min) \\ \text{(I)oad} &= -100~\mu\text{A, V}_{CC} = \min) \end{array} \qquad \text{A0-A15, R/W, VMA, E} $				V V V
VOL	Output low voltage (I _{load} = 1.6 mA, V _{CC} = min)			VSS +0.4	٧
PINT	Internal power dissipation (measured at T _C = -55°C)		0.750	1.5	W
V _{SBB} V _{SB}	V _{CC} standby Power down Power up	4.0 4.75		5.25 5.25	۷
ISBB	Standby current			8.0	mA
C _{in}	Capacitance (see Note) (Vin = 0, TA 25°C, f = 1.0 MHz D0-D7 Logic inputs, EXTAL		10 6.5	12.5 10	pF pF
Cout	A0-A15, R/W, VMA			12	pF

^{*} In power-down mode, maximum power dissipation is less than 42 mW.

Note: Capacitances are periodically sampled rather than 100 % tested.

5.3 - Dynamic (switching) characteristics

The limits and values given in this section apply over the full case temperature range -55° C to $+125^{\circ}$ C and V_{CC} in the range 4.75 V to 5.25 V, V_{IL} = 0.8 V and V_{IH} = 2.0 V.

Table 5 - Control timing

 $V_{CC} = 5.0 \text{ V} \pm 5 \text{ \%}$; $V_{SS} = 0$; $-55^{\circ}\text{C} \leqslant \text{T} \leqslant +125^{\circ}\text{C}$ (unless otherwise noted)

Symbol	Characteristics	EF	6802	EF 6	8A02	EF 6	8B02	i
	Ondiactoriones	Min	Max	Min	Max	Min	Max	Unit
fo	Frequency of operation	0.1	1.0	0.1	1.5	0.1	2.0	MHz
fXTAL	Crystal frequency	1.0	4.0	1.0	6.0	1.0	8.0	MHz
4xf _O	External oscillator frequency	0.4	4.0	0.4	6.0	0.4	8.0	MHz
trc	Crystal oscillator start up time	100		100		100		ms
tPCS tPCr, tPCf	Processor controls (HALT, MR, RE, RESET, IRQ, NMI) Processor control setup time Processor control rise and fall time (Does not apply to RESET)	200	100	140	100	110	100	ns ns

Table 6 - Bus timing characteristics

Symbol	Ident	Characteristics	EF (6802	EF (68A02	EF 6	8B02	Unit
Symbol	Number		Min	Max	Min	Max	Min	Max	Unit
t _{cyc}	1	Cycle time	1.0	10	0.667	10	0.5	10	μS
PWEL	2	Pulse width, E low	450	5000	280	5000	210	5000	ns
PWEH	3	Pulse width, E high	450	9500	280	9700	220	9700	ns
t _r , t _f	4	Clock rise and fall time		25		25		25	ns
^t AH	9	Address hold time*	20		20		20		ns
tAV1 tAV2	12	Non-muxed address valid time to E (see Note 1)	160	270	100		50		ns ns
tDSR	17	Read data setup time	100		70		60		ns
^t DHR	18	Read data hold time	10		10		10		ns
†DDW	19	Write data delay time		225		170		160	ns
tDHW	21	Write data hold time*	30		20		20		ns
†ACC	29	Usable access time (see Note 2)	535		335		235		ns

^{*} Address and data hold times periodically tested rather than 100 % tested.

Note 1: If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed fron on-board RAM when using A parts (EF 68A02). On-board RAM can be used for data storage with all parts.

Note 2: Usable access time is computed by: 12 + 3 + 4 - 17.




Figure 10: Bus timing.

5.4 - Test conditions specific to the device

5.4.1 - Loading network

Figure 11 here below show the loading network applicable two the previous timing table.




Figure 11: Bus timing test load.




Figure 12: Typical data bus output delay versus capacitive loading.




Figure 13: Typical read/write, VMA and address output delay versus capacitive loading.

6 - FUNCTIONAL DESCRIPTION

6.1 - MPU registers

A general block diagram of the EF 6802 is shown in Figure 1. As shown, the number and configuration of the registers are the same as for the EF 6800. The 128x8-bit RAM * has been added to the basic MPU. The firs 32 bytes can be retained during power-up and power-down conditins via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Figure 14).

• If programs are not executed from on-board RAM, TAV1 applies. If programs are to be stored and executed from on-board RAM, TAV2 applies. For normal data storage in the on-board RAM, this extended delay does not apply. Programs cannot be executed from on-board RAM when using A part (EF 68A03). On-board RAM can be used for data storage with all part.

PROGRAM COUNTER

The program counter is a two byte (16-bit) register that points to the current program address.

STACK POINTER

The stack pointer is a two byte registr that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access read/write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

INDEX REGISTER

The index register is a two byte register that is used to store data or a 16-bit memory address for the indexed mode of memory addressing.

ACCUMULATORS

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).

CONDITION CODE REGISTER

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and Half Carry from bit 3 (H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are ones.

Figure 15 shows the order of saving the microprocessor status within the stack.

6.2 · MPU instruction set

The instruction set has 72 different instructions. Included are binary and binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructins (Tables 7 through 11). The instruction set is the same as that for the EF 6800.




Figure 14: Programming model of the microprocessing unit.

THOMSON COMPOSANTS MILITAIRES ET SPATIAUX

15/28

6.3 - MPU addressing modes

There are seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 12 along with the associated instruction execution time that is given in machine cycles. With a bus frequency of 1 MHz, these times would be microseconds.

ACCUMULATOR (ACCX) ADDRESSING

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The MPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.

DIRECT ADDRESSING

In direct addressing, the address of the operand is contained in the seconde byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine, i.e., locations zero through 255. Enhanced exection times are achieved by storing data in these locations. In most configurations, it should be a random-access memory. These are two-byte instructions

EXTENDED ADDRESSING

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

INDEXED ADDRESSING

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits in the MPU. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

IMPLIED ADDRESSING

In the implied addressing mode, the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

RELATIVE ADDRESSING

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest eight bits plus two. The carry or borrow is then added to the high eight bits. This allows the user to address data within a range of -125 to +129 bytes of the present instruction. These are two-byte instructions.

Table 7 - Microprocessor instruction set - alphabetic sequence

ABA ADC ADD AND ASL ASR BCC BCS BCS BCS BCS BGE BGT BHI BIT BLE BLS BLT BMI BNE BPL BRA BSR BSC BVS CBA CCLI	Add Accumulators Add with Carry Add Logical And Arithmetic Shift Left Arithmetic Shift Right Branch if Carry Clear Branch if Carry Set Branch if Carry Set Branch if Greater or Equal Zero Branch if Greater or Equal Zero Branch if Higher Bit Test Branch if Less or Equal Branch if Less or Equal Branch if Less than Zero Branch if Not Equal to Zero Branch if Minus Branch if Not Equal to Zero Branch if Plus Branch Always Branch to Subroutine Branch if Overflow Clear Branch if Overflow Set Compare Accumulators Clear Carry Clear Interrupt Mask	CLR CLV CMP COM CPX DAA DECS DES DEX EOR INC INS INS LDS LDS LDS LDS LOS NOP ORA PSH	Clear Cverflow Compare Complement Compare Index Register Decimal Adjust Decrement Decrement Stack Pointer Decrement Index Register Exclusive OR Increment Increment Stack Pointer Increment Index Register Jump Jump to Subroutine Load Accumulator Load Stack Pointer Load Index Register Logical Shift Right Negate No Operation Inclusive OR Accumulator Push Data	PUL ROL ROR RTI SBA SBC SEC SEI SEV STA STS SWI TAB TPA TST TXS WAI	Pull Data Rotate Left Rotate Right Return from Interrupt Return from Subroutine Subtract Accumulators Subtract with Carry Set Carry Set Carry Set Overflow Store Accumulator Store Stack Register Store Index Register Store Index Register Subtract Software Interrupt Transfer Accumulators to Condition Code Reg. Transfer Accumulators Transfer Stack Pointer to Index Register Transfer Stack Pointer to Index Register Transfer Stack Pointer to Stack Pointer Wait for Interrupt
--	---	--	---	---	---

Table 8 - Accumulator and memory instructions

				_			ADI	DRES	SING	MO	OES						BOOLEAN/ARITHMETIC OPERATION	COR	0.	col		
		-	MME	0	01	REC	Τ,	H	NDEX	Ü	E	XTN	回	IM	PLIE	Ð	(All register lebels			2		1
OPERATIONS	MNEMONIC	OP	`	=	02	`	z	OF	•	Ξ	OP	•	=	07	`	±	refer to contents)	₩	-	i	-	4
Ade	ADDA	38.	2	2	9B	3	2	AB	5	2	88	4	3				A+M-A					!
Add Acmitrs	ADDB ABA	СВ	2	2	De	3	2	EB	5	2	FB	4	3	18	,	1	B + M − B A + B → A					1
Add with Carry	ADCA	89	,	2	99	3	2	A9	5	2	89	4	3	,,,	•	•	A·M·C+A					i
	ADCB	C9	2	2	09	3	2	E9	5	2	F9	4	3				8 + M + C → B	Ш	•	ı		1
And	ANDA	84	2	2	94	3	2	A4	5	2	B4	4	3				A·M·	1 1		1		A .
	ANDS	C4	2	2	04	3	2	E4	5	2	F4	4	3				8 · M → 8	1 - 1		!		A C
Bit Test	BITA	85	2	2	95	3	5	A5	5	2	85	4	3				A·M	1 - 1				A C
Clear	BITB CLR	C5	2	. 2	D5	3	2	E5 6F	5	2	F 5	6	3				B · M 0G → M	1 1		; A		
CHEEF	CLRA	l		1				•	′	•	"	۰	٠,	4F	2	1	00 A	1 - 1		A .		
	CLRB	l											1	5F	2	1	00 → B	•		R :		R
Compare	CMPA	81	2	2	91	3	2	A1	5	2	B1	4	3				A - M					:
	CMPB	C1	2	2	Dŧ	3	2	E١	5	2	F1	4	3				B – M	1 - 1				1
Compare Acmitrs	CBA	l							_	_	١	_		11	2	1	A - B	:	- 1			1
Complement, 1's	COM							63	,	2	73	6	3	43	2	1	I Mi→ M I A → A	H				R
	COMA COMB	1												53	2	i	B-B	-				
Complement, 2's	NEG	i						60	1	2	70	6	3	-	٠	•	00 - M → M					Эk
(Negate)	NEGA	l			l		į			•	•	•		40	2	1	00 - A - A	•			1 0	žΚ
	NEGB	l			l						1			50	2	1	00 - 8 → B					Σķ
Decimal Adjust, A	DAA	[i	1			l			19	2	1	Converts Binary Add. of BCD Characters	•	۰	ı	ij	١ķ
		1						١			١	_					into BCD Format	1.1	J	١.	٠ŀ	J
Decrement	DEC	ŀ						6A	7	2	7A	6	3		•	1	M - 1 M A - I A				ŀ	3
	DECA DECB										l			4A 5A	2	i	8-1-B				ŀ	š
Exclusive Off	EORA	88	2	2	98	3	2	88	5	2	B8	4	3	34	•	•	A⊕M → A				ı	Ř.
Exclusive Ou	EORB	CS	2	2	08	3	2	£8	5	2	F8	à	3				B⊕M → B					A .
Increment	INC	-	-	-	1		-	60	7	2	70	6	3				M + 1 M	•	٠l	ı	ıΚ	3)
	INCA	l						ĺ			ļ			4C	2	1	A+1-A	•			1 (3
	INCB	l			ļ									5C	2	1	B + 1 → B	•	٠.			
Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	86	4	3				M → A					A
	LOAB	Ce	2	2	06	3	2	E6	5	2	f6	4	3				M +B					٦,
Or, Inclusive	ORÁA ORAB	BA CA	2	2	9A DA	3	2	AA EA	5 5	2	BA FA	4	3				A + M A R + M B					Ä
Push Data	PSHA	^^	Ĺ	4	"^	J	•	١٠٠	9	•	'^`	•	•	36	4	1	A - MSP, SP - 1 - SP					-
rosii Date	PSHB	,			ı						1			37	4	i	B → MSP, SP - 1 → SP					۰
Pull Cata	PULA	1			i									32	4	1	SP + 1 - SP, MSP - A	1.				۰
	PULB	ŀ			l						ļ			33	4	1	SP + 1 - SP, MSP + B	•				•
Rotate Left	ROL	ŀ			l			69	7	2	79	6	3	٠							١K	8
	ROLA ROLB				l			ł			1			49 59	2	1	A C - 17 - 100				ik	ដ
Ratate Right	ROR	1			l			66	1	2	76	6	3	33	•	•	mi			i	ik	ลั
naisle nigni	RORA	1			l			00	•	-	1	٠	٠	46	Z	1	 -0 - 00000		•		ik	Õ
	яояв				1									56	2	1	B C b7 - b0	•	•	1	1 (G)
Shift Left, Arithmetic	ASL	1			1			68	7	2	78	6	3				M]	•	•		١K	S)
	ASLA	1									İ			48	2	1	A C 67 60	•	•		ıK	<u>Θ</u>
	ASLB	1			1			١.		_	١			58	2	1	1 - 7	:	•		: [<u>©</u>
Shill Right, Arithmetic	ASR	1						61	7	5	11	Б	3	47	2	1	M - 0		:		1 (0
	ASRA ASRB	1						İ			l			57	2		A - C		•		1	ŏ
Shift Right, Logic	LSR	1			1			64	7	2	74	6	3	J"	•	•	M) _		•		: 6	ŏ
Sinii Nigiri, Cogic	LSRA	1			1			١,	•	٠	'	٠	•	44	2	1	A> 0+CCCCCCC + C		٠		: 6	ŏ
	LSRB	1			1						ļ			54	2	1	B 67 86 C	•	۰	A	1 (O)
Store Acmitr	STAA	1			97	4	2	A?	6	2	87	5	3	1			A -M	•	٠	ı	1	R
	STAB	1			07	4	2	E7	6	2	F?	5	3	1			8 -M	•	•	٠,١		R
Subtract	SUBA	80		2	90		2	A0		2	80	4	3				A - M -A	•	:	1		:
	SUBB	CO	2	2	Dē	3	2	EO	5	2	FO	4	3	10	2	,	B - M → B A - B → A	:	:	:		1
Subtract Admitrs	SBA SBCA	82	2	2	92	3	2	A2	5	2	82	4	3	10	-	•	A - M - C - A		:	ii	il	il
Subtr with Carry	SBCB	1 62					7	EZ		2	F2	4	3				B - M - C + B			lil	il	il
Transfer Acmitrs	TAB	1 "	٠	٠	•	-	•	1 -	_	•	1	-	-	16	2	1	A-B		•	п	i	A
	TBA	1			1			1						17	2	1	B → A	•	•	ı		R
Test, Zero or Minus	TST	1			1			60	7	2	70	6	3				M - 00	•	•	빈		R
	TSTA	1			1									40	2	1	A - 00	:	:			
	TST8	1			1									50	2		8 - 00	1.0	. •	!	1	R

- Operation Code (Hexadecimal)
- Number of MPU Cycles, Number of Program Bytes.
 - Arithmetic Plus,
 - Arithmetic Minus
 - Roolean ANO
- MSP Contents of memory location pointed to be Stack Pointer.
- Note Accumulator addressing mode instructions are included in the column for IMPLIED addressing

CONDITION CODE SYMBOLS.

- Half carry from bit 3,
- Interrupt mask Negative (sign bit)
- Zera (byte)
- Dverflow, 2's complement
- Carry from bit 7
- Reset Always Set Always
- Test and set if true, cleared otherwise
- Not Affected

Boolean Inclusive OR.

Boolean Exclusive DR.

Complement of M.

Transfer Into.

Bit : Zero.

00 Byte = Zero.

...

Table 9 - Index register and stack manipulation instructions

																	_	ÇĐ	ND	. CO	DE	R	G.
		IA.	WME	0	0	IREC	T;	I	NOE	X	-	XTA	10	H	P LI	EO]	5	4	3	2	1	•
POINTER OPERATIONS	MNEMONIC	OP	<u> </u> -	#	OP	-	#	OP	-	*	OP	-	*	OP	-	*	BOOLEAN/ARITHMETIC OPERATION	н	•		Z	٧	c]
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	6	2	BÇ	5	3				XH - M, XL - (M + 1)	•	•	0	П	o	•
Decrement Index Reg	DEX				l	1				1		1		09	4	1	X-1-X	٠	٠	•	l i l	•	•
Decrement Stack Potr	DES	1 1	i I		l	١.				i	1		1	34	4	1	SP - 1 - SP	•	•	•	•	•	•
Increment Index Reg	INX													80	4	1	X+1-X	•	٠	•	l i l	•	•
Increment Stack Potr	INS	!						i		1	1	ļ	ł	31	4	1	SP + 1 → SP		٠	٠	•	•	•
Load Index Reg	LOX	CE	3	3	DΕ	4	2	EE	6	2	FE	5	3		l	l	M XH, (M + I) X1		•	9		R	•
Load Stack Potr	LOS	8E	3	3	9E	4	2	AE	6	2	BE	5	3	ł			M - SPH. (M + 1) - SP1			Õ			
Store Index Reg	STX		l		DF	5	2	EF	7	2	FF	6	3	ĺ			XH-M, XL-(M+1)			Ŏ			
Store Stack Pritr	STS				9F	5	2	AF	7	2	8F	- 6	3				SPH → M, SPL → (M + 1)			Ŏ		R	
Indx Reg - Stack Potr	TXS					ł					l	1		35	4	1	X - 1 - SP			•		•	•
Stack Prits Indx Reg	TSX						l. i			L				30	4	ı	SP+1-X	•	•	•	•	•	•

Table 10 - Jump and branch instructions

														_			CON	D. C	ODE	REG	i.
		RE	LATI	IVE	1	NDE	X	_ E	XTR	0	IR	PLII	D]		5	4	3	2	1	
OPERATIONS	MMEMONIC	OP	~	*	QP	1	#	OP	~	#	07	-	#]	BRANCH TEST	H	1	N	Z	v	C
Branch Always	BRA	20	4	2	Г				Г					1	None		•	•		•	١.
Branch If Carry Clear	BCC	24	4	2	1		ĺ	l		l	i				C = 0		•				
Branch If Carry Set	BCS	25	4	2	l		ı	i	İ	l	l	ĺ			C=1						
Branch If = Zero	BEQ	27	4	2					ļ	l	l			1	Z = 1						
Branch If > Zero	BGE	2C	4	2	'					l	l	1		1	N ⊕ V = 0	•					1.
Branch If > Zero	BGT	2E	4	l 2						ı	l	1		1	Z+(N @ V) = 0				Ĭ		
Branch If Higher	BHI	22	4	2							l	l	1	l	C+Z=0	ı.					1.
Branch If ≤ Zero	BLE	2F	4	2					i	1	l	l	l	ļ	Z+(N (D V) = 1				1		1.
Branch If Lower Dr Same	BLS	23	4	2						ł	1	1		ĺ	C+Z=1				1		
Branch If < Zero	BLT	20	4	2				l			İ	1			N @ V = 1				1		
Branch It Minus	8MI	28	4] z								1		1	N = 1			1.		1	
Branch if Not Equal Zero	BNE	26	4	2				1			l	1		l	Z = 0		Ĭ				1
Branch If Overflow Clear	BVC	28	4	2	ļ l					1	1 .		ı	l	V = 0		-	[1	1	1
Branch It Overflow Set	BVS	29	4	2	i I								l	l	V=1		-				1
Branch (1 Plus	BPL	2A	4	2							(ĺ	l		N = 0		:			•	
Branch To Subroutine	BSR	80	8	2								l	l	l i			-	1			II
Jump	JMP		1	-	6E	4	2	7E	.3	3		l	ŀ	1 (See Special Operations		-	1		•	1
Jump To Subroutine	JSR	Ιi			AD	8	2	BO	9	3		l	ļ	1 ((Figure 16)	Ш	-			•	1
No Operation	NDP					•	1	-	•	ı ,	01	2	١,	l '	Advances Prog. Cntr. Only		•	1		•	
Return From Interrupt	RTI				,			i			3.7	10	lì.		Autorices Frog. Citil Only			- 4	6 -	•	•
Return From Subrouting	RTS	1									39	5	H	1		1	_	- (- س	_	
Softwere Interrupt	SWI										3F	12	Li	1 (See Special Uperations		•				1.
Weit for Interrupt	WAI										3E	9	1	- (-	(Figure 16)		Ŏ		•	•	1.




Figure 15: Saving the status of the microprocessor in the stack.

18/28




Figure 16: Special operations.

Table 11 - Condition code register manipulation instructions

							CON	D. CODE REG.						
		IN	PLIE	D		5	4	3	2	1	0			
OPERATIONS	MNEMONIC	OP	~	#	BOOLEAN OPERATION	Н	-	7	Z	ν	C			
Clear Carry	CLC	ac	2	1	0 → ¢	•	•	•	•	•	R			
Clear Interrupt Mask	CLI	0E	2	1	01	٠	R	•	•	•	∣•			
Clear Gverflow	CLV	0A	2	1	0 - V	٠	•	•	•	А	•			
Set Carry	SEC	00	2	1	1 → C	•	•	•	•		S			
Set Interrupt Mask	SEI	OF	2	l١	11	•	s	•	•	•	•			
Set Overflow	SEV	08	2	1	1 → v	•	•	•	٠.	IS				
Acmitr A → CCR	TAP	06	2	1	A -CCR			—(<u> </u>					
CCR → Acmitr A	TPA	07	2	1	CCR → A	•	•			•	•			

CONDITION CODE REGISTER NOTES: (Bit set it test is true and cleared otherwise)

1	(Bit V)	Test: Result = 10000000?	7	(Bit N)	Test: Sign bit of most significant (MS) byte = 1?
2	(Bit C)	Test : Result ≠ 00000000?	8	(Bit V)	Test: 2's complement overflow form subraction of MS
3	(Bit C)	Test: Decimal value of most significant BCD character grea-			by tes?
•	(ter than nine?	9	(Bit N)	Test: Result less than zero? (bit 15 = 1).
		(Not cleared is previously set)	10	(All)	Load condition code register from stack. (See special opera-
4	(Bit V)	Test: Operand = 10000000 prior to execution?			tions).
5	(Bit V)	Test: Operand = 01111111 prior to execution?	11	(Bit I)	Set when interrupt occurs. If previously set, a non-maskable
6	(Bit V)	Test: Set equal to result of N + C after shift has occured.			interrupt is required to exit the wait state.
-	,		12	(AII)	Set according of the content of Accumulator A.

THOMSON COMPOSANTS MILITAIRES ET SPATIAUX

Table 12 - Instruction addressing modes and associated execution times (times in machine cycle)

ABA																		
ABA ADC		(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied	Relative			(Dual Operand)	ACCX	Immediate	Direct	Extended	Indexed	Implied
ADC			•	•	•	•	•	2	•	18	NC			_				
ADD	ADC	x	•						-									
ASL	ADD	×	•	2		4	5						_					
ASL 2	AND	x		2	3			•	•					•			4	
BCC BCS BEA BCS BEA BCS BEA BGE BGE BGT BGT BGT BHI BGT BHI BGT BGT BGT BGT BGT BGT BGT BGT BGT BGT	ASL		2	•	•			•	•	J:	SR			-				-
BEA BGE	ASR			•	•	6	7	•	•			x	•	2			5	
BEA BGE	BCC		•	•	•	•	•	•		L	DS		•	3	4	5	6	•
BGE BGT BHI BHI BHI BIT X 2 3 4 5 PSH BLE BLE BLE BLE BLE BLE BLE BLE BLE BLE	BCS		•	_	-	•	•	•		L	DX			3	4	5		•
BHI	BEA		•	•						L	SR		2	•	•			•
BHI	BGE		•	•		-	-	•		N	EG		2	•	•	6	7	
BIT			•							Ŋ	OP							2
BLE			•							0	RA	X		2	3	4		
BLS		^	•					-		P	SH		-	_				
BLT			-	•						P P	OL.			_	-		•	
BMI			-	•	-		-			Н .	OL			•			7	
BNE BPL			:	-										•	-			
BPL			-				-	-			TC		_					
BRA	BPL			-		-	-								-			
BSR			•				-			9	BC.	v						
BVC	BSR		•	•						Š	EC.	^	-					
BVS • • • • • • • • • • • • • • • • • • •	BVC		•				•	-		š	FI		•	-				2
CBA	BVS		•	•	•	•	•			Si	ĒV		:					5
CLC CLI CLI CLR CLR CLR CLR CLV CLV CLV CLV CLV CMP CCV COM CCV CCV CCV CCV CCV CCV CCV CCV CCV CC			•	•	•	•	•	2	•	S.	TA	х				5	6	
CLI			•	•	•	•	•	2	•				•			6	7	
CLR 2				•	•			2	•	S.	TX		•			6		
CLV	CLR			_	•	6	7		•			x	•					
COM 2 6 7 TAP 2 CPX 3 4 5 6 TBA 2 CPX DAA 2 TPA 2 CPX PEC 2 6 7 TST 2 6 7 DES 4 TSX 4 TSX 4	CLV							2	•				•	•	•	•		
COM 2 6 7 TAP 2 CPX 3 4 5 6 TBA 2 DAA 6 6 7 TBA 2 DEC 2 6 7 TST 2 6 7 DES 6 7 TST 2 6 7 DES 6 6 7 TSX 4 DEX 6 7 TSX 4	CMP	X						•	•	T	AB		•	•	•	•	٠	2
DAA	COM								_				•	•	•	•	•	2
DEC 2 • 6 7 • TST 2 • 6 7 DES • • • 4 TSX 4 DEX • • • 4 TSX 4	DAA		-				-		-				•	•	•	•	•	
DES					•				_					•	•			2
DEX • • • 4 • TSX • • • 4	DEC		2	_	•	-							2	•	•	6	7	
500	DEX		•	_	•	-	•			18	ΣX		•	٠	•	•	•	
201 7 2 3 4 3 6 6 WAI 6 6 6 6 9		v	:					4					•	•	٠		•	
	CON	^	•	۷	J	4	5	•	•	W	Al		•	•	•	•	•	9

NOTE: Interrupt time is 12 cycles from the end of the instruction being executed, except following

a WAI instruction. Then it is 4 cycles

6.4 - Summary of cycle-by-cycle operation

Table 13 provides a detailed description of the information present on the adress bus, data bus, valid memory address line (VMA), and the read/write line (RW) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing modes and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 13 - Operations summary

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W Line	Data Bus
IMMEDIATE						
ADC EOR		1	1	Op Code Address	1	Op Code
ADD LDA AND ORA	2	2	1	Op Code Address + 1	1	Operand Data
BIT SBC	-					
CMP SUB		<u> </u>	<u> </u>		1	Op Code
CPX LDS	١ .	1	1	Op Code Address	1	Operand Data (High Order Byte)
LDX	3	2	1 1	Op Code Address + 1		Operand Data (Low Order Byte)
DIRECT	L	3	1	Op Code Address + 2	<u> </u>	Operano Data (Low Order Byte)
DIRECT					1	Op Code
ADC EOR		1	1 1	Op Code Address	i	Address of Operand
AND ORA	3	2 3	;	Op Code Address + 1	1	Operand Data
BIT SBC CMP SUB	1	3	'	Address of Operand	•	Operand Data
CPX	 	1	1	Op Code Address	1	Op Code
LDS	4	2	1	Op Code Address + 1	1	Address of Operand
LDX	"	3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1 1	Operand Data (Low Order Byte)
STA	— —	1	1	Op Code Address	1	Op Code
Ì	4	2	1	Op Code Address + 1	1	Destination Address
	"	3	0	Destination Address	1	Irrelevant Data (Note 1)
		4	1	Destination Address	0	Data from Accumulator
STS		1	1	Op Code Address	1	Op Code
STX		2	1	Op Code Address + 1	1	Address of Operand
	5	3	0	Address of Operand	1	Irrelevant Data (Note 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)
INDEXED						
JMP	1	1	1	Op Code Address	1	Op Code
	4	2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
	ļ	4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (Note 1)
ADC EOR	1	1	1	Op Code Address	1	Op Code
ADD LDA AND ORA		2	1	Op Code Address + 1	1	Offset
BIT SBC	5	3	0	Index Register	1	Irrelevant Data (Note 1)
CMP SUB		4	0	Index Register Plus Offset (w/o Carry)	!	Irrelevant Data (Note 1)
	<u> </u>	5	1	Index Register Plus Offset	1_1_	Operand Data
CPX		1	1	Op Code Address	1 !	Op Code
LDS		2	1	Op Code Address + 1	1	Offset
	6	3	0	Index Register	!	Irrelevant Data (Note 1)
1		4	0	Index Register Plus Offset (w/o Carry)	1 !	Irrelevant Data (Note 1)
		5	1	Index Register Plus Offset	!	Operand Data (High Order Byte)
	<u></u>	6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)

Table 13 - Operations summary (continued)

Address Mode and Instructions	Cycles	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
INDEXED (Continued)					•	
STA		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1 1	Offset
	6	3	0	Index Register	1	Irrelevant Data (Note 1)
		4	0	Index Register Plus Offset (w/o Carry)	1 1	Irrelevant Data (Note 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (Note 1)
		6	1	Index Register Plus Offset		Operand Data
ASL LSR		1	1	Op Code Address	1	Op Code
ASR NEG		2	١,	Op Code Address + 1	;	Offset
CLR ROL COM ROR		3	١	Index Register	;	Irrelevant Data (Note 1)
DEC TST	7	4	0	Index Register Plus Offset (w/o Carry)	;	
INC		5	1	i .	'	Irrelevant Data (Note 1)
		6	;	Index Register Plus Offset	1	Current Operand Data
				Index Register Plus Offset	1	Irrelevant Data (Note 1)
	ĺ	7	1/0 (Note	Index Register Plus Offset	0	New Operand Data (Note 3)
			3)		l I	
STS		1	1	Op Code Address	1	Op Code
STX	[2	1	Op Code Address + 1		Offset
	7	3	0	Index Register	;	Irrelevant Data (Note 1)
	'	4	ő	Index Register Plus Offset (w/o Carry)	;	Irrelevant Data (Note 1)
		5	o	-	;	
		6	1	Index Register Plus Offset	1 1	Irrelevant Data (Note 1)
				Index Register Plus Offset	0	Operand Data (High Order Byte)
100		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1 1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
	l	6	0	Stack Pointer - 2	1 1	Irrelevant Data (Note 1)
	j	7	Ó	Index Register	1	Irrelevant Data (Note 1)
		8	0	Index Register Plus Offset (w/o Carry)	,	Irrelevant Data (Note 1)
EXTENDED	•					marcall Data (140(e 1)
IMP	Ĭ	1	1	Op Code Address	1 1	Op Code
	3	2	1 1	Op Code Address + 1		•
	_ [3	1	Op Code Address + 2	;	Jump Address (High Order Byte)
ADC EOR		1		Op Code Address	 	Jump Address (Low Order Byte)
ADD LDA	- 1	2			1 1	Op Code
AND ORA	4	- 1	1	Op Code Address + 1	1	Address of Operand (High Order Byte
BIT SBC	- 1	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte
		4	_1	Address of Operand	1	Operand Data
⊅X _DS	I	1	1	Op Code Address	1	Op Code
LDX	ļ	2	1	Op Code Address + 1	1	Address of Operand (High Order Byte
	5	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte.
ļ		4	1	Address of Operand	1	Operand Data (High Order Byte)
		5	1	Address of Operand + 1	1	Operand Data (Low Order Byte)
TA A		7	1	Op Code Address	+	Op Code
STA B	i	2	,	Op Code Address + 1	i i l	
	Б	3	, i	Op Code Address + 2	,	Destination Address (High Order Byte
	-	4	ان	Operand Destination Address		Destination Address (Low Order Byte
	ļ	5	1		' I	Irrelevant Data (Note 1)
ASL LSR	 -		- ;	Operand Destination Address	0	Data from Accumulator
SR NEG	- 1	1		Op Code Address	1	Op Code
LR ROL	- 1	2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
OM ROR	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte
NC ISI		4	ا ر	Address of Operand	1	Current Operand Data
1	ļ	5	0.	Address of Operand	1	Irrelevant Data (Note 1)
		6	1/0 (Note	Address of Operand	0	New Operand Data (Note 3)

22/28

THOMSON COMPOSANTS MILITAIRES ET SPATIAUX

Table 13 · Operations summary (continued)

A 44 AA-4-		Consta	VMA		R/₩	
Address Mode and Instructions	Cycles	Cycle #	Line	Address Bus	Line	Data Bus
EXTENDED (Continued)						
STS		1	1	Op Code Address	1	Op Code
•		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
	6	3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (Note 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
	9	5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer - 2	1	Irrelevant Data (Note 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (Note 1)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
INHERENT						
ABA DAA SEC	2	1	1	Op Code Address	1	Op Code
ASL DEC SEI ASR INC SEV	1	2	1	Op Code Address + 1	, 1	Op Code of Next Instruction
CBA LSR TAB				•		
CLC NEG TAP		l			1	
CLR ROL TPA						
CLV ROR TST COM SBA	1	1				
DES		1	1	Op Code Address	1	Op Code
DEX	١.	2	1	Op Code Address + 1	1	Op Code of Next Instruction
INS	4	3	0	Previous Register Contents	1	Irrelevant Data (Note 1)
		4	0	New Register Contents	1	Irrelevant Data (Note 1)
PSH		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	1	Stack Pointer	0	Accumulator Data
	1	4	0	Stack Pointer - 1	1	Accumulator Data
PUL	 	1	1	Op Code Address	1	Op Code
, 02		2	1	Op Code Address + 1	١,	Op Code of Next Instruction
	4	3	١	Stack Pointer	1 1	frrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Operand Data from Stack
TSX	 	1	1	Op Code Address	1	Op Code
134		2	;	Op Code Address + 1	1	Op Code of Next Instruction
	4	3	0	Stack Pointer	1 1	Irrelevant Data (Note 1)
	1	4	ŏ	New Index Register	i	Irrelevant Data (Note 1)
TVA	 	1	1	Op Code Address	1	Op Code
TXS	1	2	;	Op Code Address + 1	1	Op Code of Next Instruction
i	4	3		Index Register	1 ;	Irrelevant Data
		4	0	New Stack Pointer	i ;	Irrelevant Data
OTC	 	1	1	Op Code Address	1	Op Code
RTS		l .	ŀ	i '	;	Irrelevant Data (Note 2)
	_ ا	2	1	Op Code Address + 1	;	1
	5	3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)

Table 13 - Operations summary (continued)

Address Mode and Instructions	Cycles	Cycle	VMA Line	Address Bus	R/W	Data Bus
INHERENT (Continued)	1 0 70.05			Address Bbs	Line	Date Bus
WAI		1	1	Op Code Address	1	Op Code
	1	2	1	Op Code Address + 1	1	Op Code of Next Instruction
	1	3	1	Stack Pointer	١٥	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
	9	5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)
	1	6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	١٥	Contents of Accumulator B
	1	9	1	Stack Pointer - 6	1	Contents of Cond. Code Register
ATI		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Irrelevant Data (Note 2)
		3	0	Stack Pointer	1	Irrelevant Data (Note 1)
		Ă	1	Stack Pointer + 1	;	Contents of Cond. Code Register from
		'			'	Stack
	10	5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack
	l	6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		В	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10		Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI		1	1	Op Code Address	1	Op Code
		2	1.	Op Code Address + 1	1	Irrelevant Data (Note 1)
		3	1	Stack Pointer	0	Return Address (Low Order Byte)
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	1	Stack Pointer 2	0	Index Register (Low Order Byte)
	12	6	1	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	1	Stack Pointer - 4	0	Contents of Accumulator A
		8	1	Stack Pointer - 5	0	Contents of Accumulator B
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	0	Stack Pointer 7	1	Irrelevant Data (Note 1)
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)
RELATIVE	г т		- 1		, ,	
BCC BH! BNE BCS BLE BPL		1	1	Op Code Address	1	Op Code
BEQ BLS BRA	4	2		Op Code Address + 1	1	Branch Offset
BGE BLT BVC BGT BMI BVS	[3		Op Code Address + 2	1	Irrelevant Data (Note 1)
		4		Branch Address	1	Irrelevant Data (Note 1)
BSR		1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3		Return Address of Main Program	1	Irrelevant Data (Note 1)
	8	4	1	Stack Pointer	0	Return Address (Low Order Byte)
	l	5	1	Stack Pointer — 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer — 2	1	Irrelevant Data (Note 1)
	' l	7	0	Return Address of Main Program	- 1	Irrelevant Data (Note 1)
		8	0	Subroutine Address (Note 4)	_ 1	Irrelevant Data (Note 1)

NOTES:

- If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high-impedance three-state condition.
 Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.
- 2. Data is ignored by the MPU.
- For TST, VMA = 0 and Operand data does not change.
- 4. MS Byte of Address Bus = MS Byte of Address of BSR instruction and LS Byte of Address Bus = LS Byte of Sub-Routine Address

24/28

THOMSON COMPOSANTS MILITAIRES ET SPATIAUX

- PREPARATION FOR DELIVERY

7.1 · Packaging

Microcircuit are prepared for delivery in accordance with MIL-M-38510 or CECC 90000.

7.2 - Certificate of compliance

TMS offers a certificate of compliance with each shipment of parts, affirming the products are in compliance either with MIL-STD-883 or CECC 90000 and guarantying the parameters are tested at extreme temperatures for the entire temperature range.

B - HANDLING


MOS device must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:


- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipment, tools and operator.
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50 %, if pratical.

9 · PACKAGE MECHANICAL DATA


9.1 · DIL 40 · Ceramic side brazed package

Conform to MIL-M-38510, appendix C, P-AE outline.






9.2 - DIL 40 - Cerdip package



9.3 - LCCC 44 · Leadless Ceramic Chip Carrier



10 - TERMINAL CONNECTIONS

10.1 - DIL 40 - Ceramic side brazed package

See page 3.

10.2 · DIL 40 · Cerdip package

See page 3.

10.3 - LCCC 44 - Leadless Ceramic Chip Carrier

See page 3.


11 - ORDERING INFORMATION

11.1 - Hi-REL product

Norms	Package	Temperature range T _C (°C)	Frequency (MHz)	Drawing number
MIL-STD-883	Cerdip 40	-55 / +125	1	Data sheet
MIL-STD-883	Cerdip 40	~55 / +125	1.5	Data sheet
MIL-STD-883	DIL 40	-55 / +125	1	Data sheet
MIL-STD-883	DIL 40	-55 / +125	1.5	Data sheet
MIL-STD-883	LCCC 44	-55 / +125	1	Data sheet
MIL-STD-883	LCCC 44	-55 / +125	1.5	Data sheet
NFC 96883	DIL 40	-55 / +125	1	Class G
NFC 96883	DIL 40	-55 / +125	1.5	Class G
NFC 96883	LCCC 44	-55 / +125	1	Class G
NFC 96883	LCCC 44	-55 / +125	1.5	Class G
	MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 MIL-STD-883 NFC 96883 NFC 96883 NFC 96883	MIL-STD-883 Cerdip 40 MIL-STD-883 Cerdip 40 MIL-STD-883 DIL 40 MIL-STD-883 DIL 40 MIL-STD-883 LCCC 44 MIL-STD-883 LCCC 44 NFC 96883 DIL 40 NFC 96883 DIL 40 NFC 96883 LCCC 44	MIL-STD-883 Cerdip 40 -55 / +125 MIL-STD-883 Cerdip 40 -55 / +125 MIL-STD-883 DIL 40 -55 / +125 MIL-STD-883 DIL 40 -55 / +125 MIL-STD-883 LCCC 44 -55 / +125 MIL-STD-883 LCCC 44 -55 / +125 NFC 96883 DIL 40 -55 / +125 NFC 96883 DIL 40 -55 / +125 NFC 96883 LCCC 44 -55 / +125 NFC 96883 LCCC 44 -55 / +125	MIL-STD-883 Cerdip 40 -55 / +125 1 MIL-STD-883 Cerdip 40 -55 / +125 1.5 MIL-STD-883 DIL 40 -55 / +125 1 MIL-STD-883 DIL 40 -55 / +125 1.5 MIL-STD-883 LCCC 44 -55 / +125 1 MIL-STD-883 LCCC 44 -55 / +125 1.5 NFC 96883 DIL 40 -55 / +125 1 NFC 96883 DIL 40 -55 / +125 1 NFC 96883 DIL 40 -55 / +125 1 NFC 96883 DIL 40 -55 / +125 1.5

11.2 - Standard product

Commercial TMS Part-Number (see Note)	Norms	Package	Temperature range T _C (°C)	Frequency (MHz)	Drawing number
EF6802J	TMS Standard	Cerdip 40	0 / +70	1	Internal
EF68A02J	TMS Standard	Cerdip 40	0 / +70	1.5	Internal
EF68B02J	TMS Standard	Cerdip 40	0 / +70	2	Internal
EF6802JV	TMS Standard	Cerdip 40	-40 / +85	1	Internal
EF68A02JV	TMS Standard	Cerdip 40	-40 / +85	1.5	Internal
EF6802JM	TMS Standard	Cerdip 40	-55 / +125	1	Internal
EF68A02JM	TMS Standard	Cerdip 40	-55 / +125	1.5	Internal
EF6802EM	TMS Standard	LCCC 44	-55 / +125	1	Internal
EF68A02EM	TMS Standard	LCCC 44	-55 / +125	1.5	Internal
Note: THOMSON COM	MPOSANTS MILITAIR	RES ET SPATIAUX.			



THOMSON COMPOSANTS MILITAIRES ET SPATIAUX-