

EF6805P2

8-BIT MICROCOMPUTER UNIT

ADVANCE DATA

HARDWARE FEATURES

- 8-BIT ABCHITECTURE
- 64 BYTES OF RAM
- MEMORY MAPPED I/O
- 1100 BYTES OF USER ROM
- 20 TTL/CMOS COMPATIBLE BIDIRECTIONAL I/O LINES (8 Lines are LED Compatible)
- ON-CHIP CLOCK GENERATOR
- SELF-CHECK MODE
- ZERO CROSSING DETECTION
- MASTER RESET
- COMPLETE DEVELOPMENT SYSTEM SUP-PORT ON INICE®
- 5V SINGLE SUPPLY


SOFTWARE FEATURES


- SIMILAR TO 6800 FAMILY
- BYTE EFFICIENT INSTRUCTION SET
- EASY TO PROGRAM
- TRUE BIT MANIPULATION
- BIT TEST AND BRANCH INSTRUCTION
- VERSATILE INTERRUPT HANDLING
- VERSATILE INDEX REGISTER
- POWERFUL INDEXED ADDRESSING FOR TABLES
- FULL SET OF CONDITIONAL BRANCHES
- MEMORY USABLE AS REGISTER/FLAGS.
- SINGLE INSTRUCTION MEMORY EXAMINE/CHANGE
- 10 POWERFUL ADDRESSING MODES
- ALL ADDRESSING MODES APPLY TO ROM, RAM, AND I/O

USER SELECTABLE OPTIONS

- INTERNAL 8-BIT TIMER WITH SELECTABLE CLOCK SOURCE (external timer input or internal machine clock)
- TIMER PRESCALER OPTION (7 Bits, 2ⁿ)
- 8 BIDIRECTIONAL I/O LINES WITH ttl OR TTL/CMOS INTERFACE OPTION
- CRYSTAL OR LOW-COST RESISTOR OSCIL-LATOR OPTION
- LOW VOLTAGE INHIBIT OPTION
- VECTORED INTERRUPTS TIMER, SOFT-WARE, AND EXTERNAL

Inice * SGS THOMSON development/emulation tool






DESCRIPTION

The EF6805P2 Microcomputer Unit (MCU) is a member of the EF6805 Family of low-cost single-chip microcomputers. This 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. It is designed for the user who needs

an economical microcomputer with the proven capabilities of the 6800-based instruction set. A comparison of the key features of several members of the 6805 Family is shown at the end of this data sheet. The following are some of the hardware and software highlights of the EF6805P2 MCU.

Figure 1: EF6805P2 HMOS Microcomputer Block Diagram.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	- 0.3 to + 7.0	V
V _{in}	Input Voltage (except pin 6)	- 0.3 to + 7.0	V
T _A	Operating Temperature Range (T _L to T _H) V Suffix	0 to 70 - 40 to + 85	°C
T _{stg}	Storage Temperature Range	- 55 to + 150	°C
TJ	Junction Temperature Plastic PLCC	150 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_m and V_{out} be constrained to the range $V_{SS} \le (V_m \text{ or } V_{out}) \le V_{CC}$. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL DATA

θЈΑ	Thermal Resistance Plastic	70	°C/W
	PLCC	110	

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

Where:

T_A = Ambient Temperature, °C

θ μ = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT = ICC x VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT << PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED

An approximate relationship between Pp and Tu (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$

(2)Solving equations 1 and 2 for K gives :

 $K = PD \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ (3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of Pp and Ti can be obtained by solving equations (1) and (2) iteratively for any value of TA.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5.25 \text{Vdc} \pm 0.5 \text{Vdc}, V_{SS} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H \text{ unless otherwise noted})$

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IH}	Input High Voltage RESET (4.75 \leq V _{CC} \leq 5.75)	4.0 V _{CC} - 0.5 4.0 V _{CC} - 0.5 2.0	*	Vcc Vcc Vcc Vcc Vcc	٧
V _{IH}	Input High Voltage Timer Timer Mode Self-check Mode	2.0 9.0	10.0	V _{CC} + 1	V
V _{IL}	In <u>put</u> Low Voltage INT All Other	V _{SS}	*	1.5 0.8	٧
VIRES +	RESET Hystereris Voltage (see figures 10, 11 and 12) "Out of Reset" "Into Reset"	2.1 0.8		4.0 2.0	V
V _{INT}	INT Zero Crossing Input Voltage, through a Capacitor	2.0		4.0	V _{ac p-p}
P _{INT}	Internal Power Dissipation - No Port Loading V _{CC} = 5.75V, T _A = 0°C		400	690	mW
C _{in}	Input Capacitance EXTAL All Other		25 10		pF
V _{LVR}	Low Voltage Recover			4.75	٧
V _{LVI}	Low Voltage Inhibit 0 to + 70°C - 40 to + 85°C	2.75 3.1	3.5 3.5		V
I _{in}	Input Current $ \begin{array}{l} \text{Input Current} \\ \hline \textbf{IMER} \ (V_{\text{in}} = 0.4 \text{V}) \\ \hline \textbf{INT} \ (V_{\text{in}} = 2.4 \text{V to } V_{\text{CC}}) \\ \hline \textbf{EXTAL} \ (V_{\text{in}} = 2.4 \text{V to } V_{\text{CC}}, \text{ crystal option}) \\ \hline \hline \ (V_{\text{in}} = 0.4 \text{V}, \text{ crystal option}) \\ \hline \textbf{RESET} \ (V_{\text{in}} = 0.8 \text{V}) \\ \hline \ (\text{external capacitor charging current}) \\ \end{array} $	- 4.0	20	20 50 10 - 1600 - 40	μА

^{*} Due to internal biasing, this input (when unused) floats to approximately 2.0 Vdc.



PORT DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5.25 \text{Vdc} \pm 0.5 \text{Vdc}, V_{SS} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H \text{ unless otherwise noted})$

PORT A WITH CMOS DRIVE ENABLED

Symbol	Parameter	Min.	Тур.	Max.	Unit
VoL	Output Low Voltage, I _{Load} = 1.6mA			0.4	V
V_{OH}	Output High Voltage, I _{Load} = - 100μA	2.4			V
V _{OH}	Output High Voltage, I _{Load} = - 10μA	V _{CC} - 1.0			V
V _{IH}	Input High Voltage, I _{Load} = - 300μA (max.)	2.0		Vcc	V
V_{IL}	Input Low Voltage, I _{Load} = - 500μA (max.)	Vss		0.8	V
LiH	Hi-Z State Input Current (V _{IN} = 2.0V to V _{CC})			- 300	μА
I _{IL}	Hi-Z State Input Current (V _{IN} = 0.4V)			- 500	μА

PORT B

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{OL}	Output Low Voltage, I _{Load} = 3.2mA			0.4	V
Vol	Output Low Voltage, I _{Load} = 10mA (sink)			1.0	V
V _{OH}	Output High Voltage, I _{Load} = - 200μA	2.4			V
Іон	Darlington Current Drive (source), V _O = 1.5V	- 1.0		- 10	mA
V _{IH}	Input High Voltage	2.0		Vcc	V
V _{IL}	Input Low Voltage	Vss		0.8	V
I _{TSI}	Hi-Z State Input Current		2	10	μΑ

PORT C AND PORT A WITH CMOS DRIVE DISABLED

Symbol	Parameter	Min.	Тур.	Max.	Unit
VoL	Output Low Voltage, I _{Load} = 1.6mA			0.4	V
V _{OH}	Output High Voltage, I _{Load} = - 100μA	2.4			V
V _{IH}	Input High Voltage	2.0		Vcc	V
V _{IL}	Input Low Voltage	V _{SS}		0.8	V
I _{TSI}	Hi-Z State Input Current		2	10	μА

SWITCHING CHARACTERISTICS

 $(V_{CC} = +5.25 \text{Vdc} \pm 0.5 \text{Vdc}, V_{SS} = 0 \text{Vdc}, T_A = T_L \text{ to } T_H \text{ unless otherwise noted})$

Symbol	Parameter		Min.	Тур.	Max.	Unit
fosc	Oscillator Frequency	EF6805P2	0.4		4.2	MHz
		EF68A05P2	0.4		6.0	
		EF68B05P2	0.4		8.0	
t _{cyc}	Cycle Time (4/fosc)		0.95		10	μѕ
twL, twH	INT and TIMER Pulse Width (see in	terrupt section)	t _{cyc} + 250			ns
t_{RWL}	RESET Pulse Width		t _{cyc} + 250			ns
t _{RHL}	RESET Delay Time (external capacitance = 1.0μF)			100		ms
f _{INT}	INT Zero Crossing Detection Input F (± 5° Accuracy)	requency	0.03		1.0	kHz
	External Clock Input Duty Cycle (EX	TAL)	40	50	60	%

Figure 2: TTL Equivalent Test Load (port B).




Figure 3 : CMOS Equivalent Test Load (port A).





Figure 4: TTL Equivalent Test Load (port A and C).



SIGNAL DESCRIPTION

The input and output signals for the MCU, shown in figure 1, are described in the following paragraphs.

Vcc AND Vss. Power is supplied to the MCU using these two pins. V_{CC} is power and V_{SS} is the ground connection.

INT. This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to Interrupts section for additional information.

XTAL AND EXTAL. These pins provide connections to the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on the user selectable manufacturing mask option, can be connected to these pins to provide a system clock source with various stability/cost tradeoffs. Lead lengths and stray capacitance on these two pins should be minimized. Refer to Internal Clock Generator Options section for recommendations about these inputs.

TIMER. This pin allow an external input to be used to decrement the internal timer circuitry. Refer to Timer section for additional information about the timer circuitry.

RESET. This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to Resets section for additional information.

NUM. This pin is not for user application and must be connected to Vss.

INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to Inputs/Outputs section for additional information.

MEMORY

As shown in figure 5, the MCU is capable of addressing 2048 bytes of memory and I/O registers with is program counter. The EF6805P2 MCU has implemented 1288 of these locations. This consists of : 1100 bytes of user ROM, (from \$080 to \$OFF and from \$3CO to \$783) 116 bytes of self-check ROM, 64 bytes of user RAM, 6 bytes of port I/O, and 2 timers registers. The ROM division allows 128 bytes of ROM to be addressed with direct instructions.

The stack area is used during the processing of interrupt and subroutine calls to save the processor state. The register contents are pushed onto the stack in the order shown in figure 6. Because the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly, during pulls from the stack, since the stack pointer increments during pulls. A subroutine call results in only the program counter (PCL, PCH) contents being pushed onto the stack. The remaining CPU registers are not pushed.

Figure 5: MCU Address Map.

CENTRAL PROCESSING UNIT

The CPU of the EF6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.

REGISTERS

The 6805 Family CPU has five registers available to the programmer. They are shown in figure 7 and are explained on the following paragraphs.





Figure 6: Interrupt Stacking Order.






The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

INDEX REGISTER (X). The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using the read modify-write instructions. The index register may also be used as a temporary storage area.

PROGRAM COUNTER (PC). The program counter is an 11-bit register that contains the address of the next instruction to be executed.

STACK POINTER (SP). The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is pushed onto the stack and incremented as data is pulled from the stack. The six most significant bits of the stack pointer are permanently configured to 000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to

Figure 7: Programming Model.



location \$07F. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum) which allows the programmer to use up to 15 levels of subroutine calls.

CONDITION CODE REGISTER (CC). The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

HALF CARRY (H) - Set during ADD and ADC instructions to indicate that a carry occurred between bits 3 and 4.

INTERRUPT (I) - This bit is set to mask (disable) the timer and external interrupt (INT). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt is cleared.

NEGATIVE (N) - Used to indicate that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in result equal to a logical one).

ZERO (Z) - Used to indicate that the result of the last arithmetic, logical, or data manipulation was zero.



CARRY/BORROW (C) - Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic logic unit (ALU) occurred during the last airhtmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates.

TIMER

The EF6805P2 MCU timer circuitry is shown in figure 8. The 8-bit counter may be loaded under program control and is decremented toward zero by the clock input (prescaler output). When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (I bit) in the condition code register also pre-

ent CPU state on the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9, and exexuting the interrupt routine; see the Interrupts section. THE TIMER INTERRUPT REQUEST BIT MUST BE CLEARED BY SOFTWARE.


The clock input to the timer can be from an external source (decrementing of timer counter occurs on a positive transition of the external source) applied to

vents a timer interrupt from being processed. The

MCU responds to this interrupt by saving the pres-

The clock input to the timer can be from an external source (decrementing of timer counter occurs on a positive transition of the external source) applied to the TIMER input pin or it can be the internal 2 signal. Three machine cycles are required for a change in state of the TIMER pin to decrement the timer prescaler. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled tw., tw., tw. The pin logic that recognizes the high (or low) state on

Figure 8: Timer Block Diagram.



the pin must also recognize the low state on the pin in order to "re-arm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period).

$$t_{cyc} \times 2 + 250$$
ns = period = $\frac{1}{freq}$

The period is not simply t_{WL} + t_{WH} . This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250ns twice).

When the $\phi 2$ signal is used as the source, it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. (NOTE: For ungated $\phi 2$ clock inputs to the timer prescaler, the TIMER pin should be tied to V_{CC}). The source of the clock input is one of the mask options that is specified before manufacture of the MCU.

A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter. This prescaling mask option is also specified before manufacture. To avoid truncation errors, the prescaler is cleared when bit 3 of the timer counter register is written to a logic one. (This bit always needs a logic 0).

The timer continues to count past zero, falling from \$00 to \$FF and then continuing the countdown. Thus, the counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process.

At power-up or reset, the prescaler and counter are initialized with all logical ones, the timer interupt request bit (bit 7) is cleared and the timer interrupt mask bit (bit 6) is set.

SELF-CHECK

The self-check capability of the EF6805P2 MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in figure 9 and monitor the output of port C bit 3 for an oscillation of approximately 7Hz. A 10 volt level on the TIMER input, pin 7, energizes the ROM-based self-check feature. The self-check program exercises the RAM, ROM, TIMER, interrupts, and I/O ports.

RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (RESET) and by optional, internal, low-voltage detect circuits. The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level. A typical reset Schmitt trigger hysteresis curve is shown in figure 11. The Schmitt trigger provides an internal reset voltage if it senses a logical zero on the RESET pin.

POWER-ON RESET (POR)


An internal reset is generated upon power-up that allows the internal clock generator to stabilize. A delay of tehl milliseconds is required before allowings the RESET input to go high. See the power and reset timing diagram (see figure 10). Connecting a capacitor to the RESET input (see figure 12) typically provides sufficient delay. During power-up, the Schmitt trigger switches on (removes reset) when RESET rise to VIRES*.

EXTERNAL RESET INPUT

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle (tcyc). Under this type of reset, the Schmitt trigger switches off are VIRES- to provide an internal reset voltage.



Figure 9: Self-check Connections.



SELF-CHECK ERROR PATTERNS

PC1	PC0	Problem
0	0	Interrupt Failure
0	1	Bad Port A or Port B
1	0	Bad RAM
1 1		Bad RAM
All 4 LED	s Flashing	Good Device

Note: When PC1 or PC0 is 0, the LED is on.

LOW VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (V_{LVI}). The only requirement is that the V_{CC} must remain at or below the V_{LVI} threshold for one t_{CVC} minimum.

In this applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one $t_{\rm cyc}$. The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the RESET pin low via a strong discharge device through a resistor. The internal

reset is removed once the power supply voltage rises above a recovery level (V_{LVR}) at which time a normal power-one reset occurs.

INTERNAL CLOCK GENERATORS OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs.

A manufacturing mask option is used to select crystal or resistor operation.



The different connection methods are shown in figure 13. Crystal specifications and suggested PC board layouts are given in figure 14. A resistor selection graph is given in figure 15.

The crystal oscillator start-up time is a function of many variables: crystal parameters (especially Rs, oscillator load capacitances, IC parameters, ambient temperature, supply voltage and supply voltage turn-on time). To ensure rapid oscillator start-up, neitherthe crystal characteristics nor the load capacitances should exceed recommendations.

When utilizing the on-board oscillator, the MCU should remain in the reset condition (RESET pin voltage below V_{IRES}⁺) until the oscillator has stabilized at its operating frequency. Several factors are involved in calculating current specifications.

One V_{CC} minimum is reached, the external RESET capacitor will begin to charge at a rate dependent on the capacitor value. The charging current is supplied from V_{CC} through a large resistor, so its functions almost like a constant current source until the reset voltages rises above V_{IRES}^+ . Therefore, the RESET pin will charge a approximately

(VIRES+) . Cext = IRES . TRHL

Figure 10: Power and Reset Timing.




Figure 11: Typical Reset Schmitt Trigger Hysteresis.




Figure 12: Power-up Reset Delay Circuit.






Figure 13: Clock Generator Options.



Note: The recommended C_L value with a 4.0MHz crystal is 27pF, maximum, including system distributed capacitance. There is an internal capacitance of approximately 25pF on the XTAL pin. For crystal frequencies other than 4MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2MHz crystal, use approximately 50pF on EXTAL and approximately 25pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

Figure 14: Crystal Motional ARM Parameters and Suggested PC Board Layout.



Note: Piezoelectric ceramic resonators which have the equivalent specifications may be use instead of crystal oscillator. Follow ceramic resonator manufacturer's suggestions for C₀, C₁ and R_S values..

Figure 14: Crystal Motional Arm Parameters and Suggested PC Board Layout (continued).





Figure 15: Typical Frequency Selection for Resistor Oscillator Option.



INTERRUPTS

The EF6805P2 MCU can be interrupted three different ways through the external interrupt (INT) input pin, the internal timer interrupt request, or the software interrupt instruction (SWI). When any interrupt occurs, the current instruction (including SWI) is completed, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address and the interrupt routine is executed. Stacking the CPU registers, setting

the I bit, and vector fetching requires a total of 11 toxc periods for completion.

A flowchart of the interrupt sequence is shown in figure 16. The interrupt service routine must end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt device.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.

The external interrupt is internally synchronized and then latched on the falling edge of INT. A sinusoidal input signal (f_{INT} maximum) can be used to generate an external interrupt, as shown in figure 17(a), for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

For digital applications, the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled tw., tw.. The pin logic that recognizes the high (or low) state on the pin must also recognize the low (or high) state on the pin in order to "rearm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{\text{cyc}} \times 2 + 250 \text{ns} = \text{period} = \frac{1}{\text{freq}}$$

The period is not simply tw_L + tw_H. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 ns twice). See figure 17(b).

A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the I bit in the condition code register. Note that if the I bit is zero, SWI executes after the other interrupts. SWIs are usually used as break-points for debugging or as system calls.

Figure 16: RESET and Interrupt Processing Flowchart.





Figure 17: Typical Interrupt Circuits.



INPUT/OUTPUT

There are 20 input/output pins. The INT pin may also be polled with branch instructions to provide an additional input pin. All pins (port A, B, and C) are programmable as either inputs or outputs under software control of the corresponding write-only data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic "1" for output or a logic "0" state to put the ports in the input mode. To avoid undefined levels, the port output registers are not initialized on reset, but may be written before setting the DDR bits. When programmed as outputs, the latched output data is readable as input data, regardless of the logic levels at the output pin due to output loading; see figure 18. When port B is programmed for outputs, it is capable of sinking 10mA and sourcing 1mA on each pin.

All input/output lines are TTL compatible as both inputs and outputs. Ports B and C are CMOS compatible as inputs. Port A may be made CMOS compatible as outputs with a mask option. The address map in figure 5 gives the address of data registers and DDRs. The register configuration is


provided in figure 19 and figure 20 provides some examples of port connections.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.


The latched output data bit (see figure 18) may always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input ("0") and corresponds to the latched output data when the DDR is an output ("1").

Figure 18: Typical Port I/O Circuitry.



^{*} DDR is a write-only register and reads as all "1s".

Figure 19: MCU Register Configuration.



^{**} Ports A (with CMÓS drive disabled), B, and C are three state ports. Port A has optional internal pullup devices to provide CMOS drive capability. See Electrical Characteristics tables for complete information.

Figure 20 (a): Typical Output Mode Port Connections.





Figure 20 (b): Typical Output Mode Port Connections.



SOFTWARE

BIT MANIPULATION

The EF6805P2 MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction register, see Caution below), with a single instruction (BSET, BCLR). Any bit in page zero including ROM, except the DDRs, can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. The carry bit equals the value of the bit referenced by BRSET or BRCLR. A rotate instruction may then be used to accumulate serial input data in a RAM location or register. The capability to work with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle I/O bits as control lines.

The coding example in figure 21 illustrates the usefulness of the bit manipulation and test instructions.


Figure 21: Bit Manipulation Example.

Assume that the MCU is to communicate with an external serial device.

The external device has a data ready signal, a data output line, and a clock line to clock data one bit at a time. LSB first, out of the device. The MCU waits until the data is ready, clocks the external device, picks up the data in the carry flag (C bit), clears the clock line, and finally accumulates the data bit in a BAM location.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.



ADDRESSING MODES

The EF6805P2 MCU has 10 addressing modes which are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the 6805 Family User's Manual.

The term "effective address" (EA) is used in describing the address modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE - In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT - In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addresing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This includes the on-chip RAM and I/O registers and 128 bytes of ROM. Direct addressing is an effective use of both memory and time.

EXTENDED - In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions using extended addressing are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the Motorola assembler, the programmer need not specify whether an instruction uses direct or extended addressing. The as-

sembler automatically selects the shortest for of the instruction.

RELATIVE - The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from - 126 to + 129 from the opcode address. The programmer need not worry about calculating the correct offset when using the Motorola assembler since it calculates the proper offset and checks to see if it is within the span of the branch.

INDEXED, NO OFFSET - In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET - In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. This addressing mode is useful in selecting the kth element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

INDEXED, 16-BiT OFFSET - In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset, except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR - In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction.

Caution

The corresponding DDRs for ports A, B, and C

are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

BIT TEST AND BRANCH - The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit and condition (set or clear) which is to be tested is included in the opcode, and the address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset is in the third byte and is added to the value of the PC if the branch condition is true. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from - 125 to + 130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

INHERENT - In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instruction with no other arguments, are included in this mode. These instructions are one byte long.

INSTRUCTION SET

The EF6805P2 MCU has a set of 59 basic instructions, which when combined with the 10 addressing modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS - Most of these instructions use two operands. One operand is either the accumulator or the index register. The



other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operands. Refer to table 1.

READ-MODIFY-WRITE MODIFICATIONS - These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is included in read-modify-write instructions through it does not perform the write. Rfer to table 2.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

BRANCH INSTRUCTIONS - The branch instructions cause a branch from the program when a certain condition is met. Refer to table 3.

BIT MANIPULATION INSTRUCTIONS - These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test branch operations. Refer to table 4.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

CONTROL INSTRUCTIONS - The control instructions control the MCU operations during program execution. Refer to table 5.

ALPHABETICAL LISTING - The complete instruction set is given in alphabetical order in table 6.

OPCODE MAP SUMMARY - Table 7 is an opcode map for the instructions used on the MCU.

Table 1: Register/Memory Instructions

Table 2 : Read-Modify-Write Instructions.

								Addre	SSing	Addressing Modes	0					
		=	Inherent (A)	Ĩ	-	Inherent (X)	Š		Direct		=	Indexed (No Offset)	d set)	8)	Indexed (8.B.t Offset)	ad fset)
		ö	#	11	о	n	Ħ	ô	12	n	ő	#:	×	dO	æ	Ħ
Function	Mnemonic Code Bytes	Code	Bytes	Cycles Code Bytes	Code	Bytes	Cycles Code Bytes	Code	Bytes	Cycles	Code	Code Bytes	Cycles		Code Bytes	Cycles
Increment	-NC	4 C	-	4	25C	-	4	30	2	9	70	-	9	29	2	7
Decrement	DEC	44	-	4	5A	-	4	34	2	9	7.4	-	9	6A	2	7
Clear	CLR	45	-	4	5F	-	4	ž	2	9	7.5	-	9	6F	2	۷
Complement	COM	43	٠	4	53	-	4	33	2	9	7.3	1	9	63	2	7
Negate											-		,		,	,
(2's Complement)	NEG	40	-	4	20	-	4	30	2	9	70	1	9	60	2	,
Rotate Left Thru Carry	ROL	49	-	4	59	-	4	39	2	9	79	1	9	69	2	7
Rotate Right Thru Carry	ROR	46	ı	4	99	·	4	36	3	9	92	1	9	99	2	7
Logical Shift Left	ารา	48	-	4	58	-	4	38	2	9	78	1	9	89	2	7
Logical Shift Right	LSR	44	-	4	54	-	4	34	2	9	74	١ _ ا	9	64	2	7
Arithmetic Shift Right	ASR	47	-	4	57	-	4	37	2	9	17	1	9	67	2	7
Test for Negative																
or Zero	TST	40	-	4	90	-	4	30	2	9	70	-	9	0 9	7	7

Table 3: Branch Instructions.

		Relative Addressing Mod			
Function	Mnemonic	Op Code	# Bytes	# Cycles	
Branch Always	BRA	20	2	4	
Branch Never	BRN	21	2	4	
Branch IFF Higher	ВНІ	22	2	4	
Branch IFF Lower or Same	BLS	23	2	4	
Branch IFF Carry Clear	BCC	24	2	4	
(branch IFF higher or same)	(BHS)	24	2	4	
Branch IFF Carry Set	BCS	25	2	4	
(branch IFF lower)	(BLO)	25	2	4	
Branch IFF Not Equal	BNE	26	2	4	
Branch IFF Equal	BEQ	27	2	4	
Branch IFF Half Carry Clear	BHCC	28	2	4	
Branch IFF Half Carry Set	BHCS	29	2	4	
Branch IFF Plus	BPL	2A	2	4	
Branch IFF Minus	ВМІ	2B	2	4	
Branch IFF interrupt mask bit is clear.	BMC	2C	2	4	
Branch IFF interrupt mask bit is set.	BMS	2D	2	4	
Branch IFF interrupt line is low.	BIL	2E	2	4	
Branch IFF interrupt line is high.	BIH	2F	2	4	
Branch to Subroutine	BSR	AD	2	8	

Table 4: Bit Manipulation Instructions.

				Addressi	ng Mode:	S	
		Bi	t Set/cle	ear	Bit Te	st and E	Branch
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is set	BRSET n (n = 0 7)				2 • n	3	10
Branch IFF Bit n is clear	BRCLR n (n = 0 7)				01 + 2 • n	3	10
Set Bit n	BSET n (n = 0 7)	10 + 2 • n	2	7			
Clear Bit n	BCLR n (n = 0 7)	11 + 2 • n	2	7			

Table 5 : Control Instructions.

			Inherent					
Function	Mnemonic	Op Code	# Bytes	# Cycles				
Transfer A to X	TAX	97	1	2				
Transfer X to A	TXA	9F	1	2				
Set Carry Bit	SEC	99	1	2				
Clear Carry Bit	CLC	98	1	2				
Set Interrupt Mask Bit	SEI	9B	1	2				
Clear Interrupt Mask Bit	CLI	9A	1	2				
Software Interrupt	SWI	83	1	11				
Return from Subroutine	RTS	81	1	6				
Return from Interrupt	RTI	80	1	9				
Reset Stack Pointer	RSP	9C	1	2				
No-operation	NOP	9D	1	2				

Table 6: Instruction Set.

	Addressing Modes													n Code	
Mnem	Inherent	Immediate	Direct	Extended	Relative	Indexed (no offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/Clear	Bit Test & Branch	н	1	N	z	c
ADC		Х	X	х		Х	X	Х			^	•	^	٨	1
ADD		Х	Х	Х		Х	Х	Х			^	•	^	^	7
AND		Х	Х	Х	1	Х	Х	Х			•	•	^	^	•
ASL	Х		X			Х	Х				•	•	_	_	,
ASR	Х		X	1		Х	Х				•	•	^	^	,
BCC					Х						•	•	•	•	•
BCLR									Х		•	•	•	•	•
BCS					Х						•	•	•	•	1
BEQ					Х						•	•	•	•	1
внсс					Х			İ			•	•	•	•	4
BHCS					X	į –		i			•	•	•	•	1
BHI					X						•	•	•	•	1
BHS		İ			Х						•	•	•	•	1
він					Х						•	•	•	•	•
BIL				1	Х						•	•	•	•	1
BIT		X	Х	Х		Х	х	X			•	•	^	^	
BLO					X						•	•	•	•	1
BLS					×						•	•	•	•	•
вмс					Х						•	•	•	•	•
ВМІ					Х						•	•	•	•	•
BMS					Х						•	•	•	•	1
BNE					Х				ĺ		•	•	•	•	Ī
BPL				1	Х						•	•	•	•	1
BRA					Х						•	•	•	•	•
BRN					Х						•	•	•	•	•
BRCLR									1	X	•	•	•	•	١.
BRSET										X	•	•	•	•	١.
BSET									X		•	•	•	•	T
BSR					X				1		•	•	•	•	1
CLL	X				<u> </u>	1	ĺ			ĺ	•	•	•	•	١,

Table 6: Instruction Set (continued).

	Addressing Modes											ondi	tion	n Code		
Mnem	Inherent	Immediate	Direct	Extended	Relative	Indexed (no offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/clear	Bit Test & Branch	н	1	N	z	С	
CLI	Х										•	0	•	•	•	
CLR	х		Х			Х	Х				•	•	0	1	•	
СМР		X	Χ.	Х		Х	Х	X			•	•	^	٨	^	
СОМ	Х		Х			Х	Х				•	•	^	^	1	
CPX		х	Х	Х		X	Х	X			•	•	٨	^	^	
DEC	Х		Х			Х	х				•	•	^	^	•	
EOR		Х	Х	Х		Х	Х	x			•	•	^	^	•	
INC	×		Х			Х	.Χ.				•	•	^	^	•	
JMP			Х	Х		X	Х	X			•	•	•	•	•	
JSR			Х	х		X	Х	X			•	•	•	•	•	
LDA		x	Х	Х		X	Х	Х			•	•	^	^	•	
LDX		X	Х	Х		Х	Х	Х			•	•	^	٨	•	
LSL	х		Х			Х	х				•	•		^	_^	
LSR	х		Х		l	Х	х				•	•	0	^	^	
NEQ	Х		Х			×	×				•	•	^_	^	^	
NOP	Х										•	•	•	•	•	
ORA		х	Х	х		x	×	X			•	•	^	^	•	
ROL	х		Х			х	Х				•	•	^	^	^	
RSP	х			i							•	•	•	•	•	
RTI	Х										?	?	?	?	?	
RTS	X		i								•	•	•	•	•	
SBC		Х	Х	Х		х	X	X]		•	•	^	^	^	
SEC	Х			1							•	•	•	•	1	
SEI	х										•	1	•	•	•	
STA			Х	X		Х	Х	Х			•	•	^	^	•	
STX			Х	X		Х	×	X			•	•	^	^	•	
SUB		х	Х	Х		Х	X	Х			•	•	^	^	^	
SWI	Х										•	1	•	•	•	
TAX	х										•	•	•	•	•	
TST	х		Х			Х	х				•	•	^	^	•	
TXA	Х										•	•	•	•	•	

Condition Code Symbols : H Half Carry (from bit 3) I Interrupt Mask

Negative (sign bit)

Carry/borrow

Z C ^ Test and Set if True, Cleared Otherwise Not Affected

HMOS 6805 FAMILY

Features	EF6805P2	EF6805P6	EF6805R2	EF6805R3	EF6805U2	EF6805U3
Technology	HMOS	HMOS	HMOS	HMOS	HMOS	HMOS
Number of Pins	28	28	40	40	40	40
On-chip RAM (bytes)	64	64	64	112	64	112
On-chip User ROM (bytes)	1100	1796	2048	3776	2048	3776
External Bus	None	None	None	None	None	None
Bidirectional I/O Lines	20	20	24	24	24	24
Unidirectional I/O Lines	None	None	6 Inputs	6 Inputs	8 Inputs	8 Inputs
Other I/O Features	Timer	Timer	Timer, A/D	Timer, A/D	Timer	Timer
External Interrupt Inputs	1	1	2	2	2	2
STOP and WAIT	No	No	No	No	No	No



Table 7: 6805 HMOS Family Opcode MAP.

ıa	_		• • •	500	V 1 11	VIC	J 1 0	2))	y C	pco	ae i	VIAI						
	1	(S)	°00	-8	2000	e gg	2000	5000	9 2110	ינוני	œĝ	a ģ	4 00	101 1101	υį	σğ	Э.;.	πĒ
,	4	Ē	SUB A	OMP X	SBC	CPX	AND X	TIB X	× CD ×	STA	EOH .	▼ PDC	A OBA	ADD	ν. A X	, ASL	ج د ک	STX
į		1110	SUB	CMP	SBC	CPX XPD	AND	BIT	ا الا	STA	EOH Z	ADC X1	5 OBA	ADD x	2 JWP	JSR	r P P	STX 5
Register / Memory	*	101	SUB.	CMP (SBC	X do	AND S	BIT IN	LDA 1x3	STA	EOR 3	ADC 3 ADC	5 ORA 3 ORA 3 X2	ADD 3 IX2	JMP 3	3 JSR 8	LDX	3 STX 8
Report		ءِ 8	SUB	5 CMP	SBC	_ x	AND	. B.T.	5 LDA .	STA	EOR Ex	S ADC	ORA 3 CKT	ADD Ext	JMP 3 EXT	B JSB	LDX 3 EXT	STX 3 EXT
		101	SUB 2 C.a	CMP 2 CMP	SBC S	CPX 2	ANC	91. C.8	4 LDA 5	STA	FOR A	4 ADC	ORA	ADD	JMP	JSR	LDX 2 D:R	STX 2
	N.	0.01	SUB 2	2 CMP	SBC	CPX	AND	811 WW.	2 .0A		ECR	ADC	2 OFA 1	ADC		1 ASB 8	2 LDX	
Control	Y	180								AX .	CLC	, SEC	CLI NH	SFI	FSP	dON ,		4 X 7
1-1	NH	8 05 00 00 00 00 00 00 00 00 00 00 00 00 0	T RT	e -		SW												
	×	0,11	NEG			COM	6 LSR		FOR X	ASR x	, LSL ,	, ROL	, DEC .x		, PC .	1 TST		6 CLR 'x
Vrite	ž	8 10	\ \EG			COM	, LSB		HOR X	ASA	י רצר או	, 40t	DEC		, iNC	, TST		C.R
Read-Modify-Write	Ž	5	NEG NH			COMX	LSRX N.		X HCH	A SPS A	יצרא		, DEC		A C	TSTX		CLPX
1 :	H	-8	NEG Z			COWA	LSRA		POPA	ASBA	LSLA	POLA	DECA		NCA	151 A		CLBA
	DIR	nē	NEG CIB			COM S	6 LSP 2		6 FOR	ASA S	181 g	BO.	DEC 2 DEC		NC NC	TST ,		CLP .
Branch	AEL	× 00	- n	4 ~	Æ	25	258 ~	BCS .	BNE	BEO .	BHCC	BHCS	A BPL	BMI 2 PEL	BMC	BMS	38 F	4 5 5 E
Manipulation	PSC	- 8	BSETO	BCLRO	BSETI	BCLR*	BSETZ	BCLR2	BSET3	BCLR3	BSET4	BCLR4	BSET5	BCLR5	BSETB	BCLR6	BSET7	BCLR7
Br Men	BTB	o (BRSETO	BRCLFO	3RSET1	BACLF1	BRSET2	BACLFZ	BRSET3	BACLF3	BRSET4	BRCLF4	BRSETS 9 BTB	BRCLR5	BRSETE	BRCLRG	BHSET7	BRCLR7
		¥ /	0	- [Γ.		7.5	ru S	e 5	\ _ [ω <u>§</u>	σĤ	4 €	æį	ပဋ	οģ	m ¹	u.[

f of Cycles
Mnemonic
Bytes

Address Mode


LEGEND

Abbreviations for Address Modes


INM Inherent

PACKAGE MECHANICAL DATA

CB-132 PLASTIC PACKAGE



CB-520 PLCC28




ORDERING INFORMATION

The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to SGS-THOMSON on EPROM(s) or an EFDOS/MDOS* disk file.

To initiate a ROM pattern for the MCU, it is necessary to first contact your local SGS-THOMSON representative or distributor.

EPROMs

One 2716 or 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation.



XXX = Customer ID)

After the EPROM is marked, it should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to SGS-THOMSON. The signed verification form constitutes the contractual agreement for creation of the customer mask. If desired, SGS-THOMSON will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask change and are not production parts. The RVUs are thus not guaranteed by SGS THOMSON. Quality Assurance, and should be discarded after verification is completed.

FLEXIBLE DISKS

The disk media submitted must be single-sided, EFDOS/MDOS* compatible floppies.

The customer must write the binary file name and company name on the disk with a felt-tip-pen. The minimum EFDOS/MDOS* system files, as well as the absolute binary object file (Filename .LO type of file) from the 6805 cross assembler, must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename .LX (DEVICE/EXORciser loadable format) and filename .SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process inhouse if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from SGS-THOMSON factory representatives.


EFDOS is SGS-THOMSON Disk Operating System available on development systems such as DE-VICE...

MDOS* is MOTOROLA's Disk Operating System available on development systems such as EXORciser...

* Requires prior factory approval.

Whenever ordering a custom MCU is required, please contact your local SGS-THOMSON representative or SGS-THOMSON distributor and/or complete and send the attached "MCU customer ordering sheet" to your local SGS-THOMSON Microelectronics representative.

ORDER CODES



The table below horizontally shows all available suffix combinations for package, operating temperature and screening level. Other possibilities on request.

Device		Package		Оp	er. Te	mp	Screening Level			
Device	С	Р	FN	L*	٧	Т	Std	D		
EF6805P2 (1.0MHz)		•	•	•	•		•	•		

Package: C: Ceramic DIL, J: Cerdip DIL, P: Plastic DIL, E: LCCC, FN: PLCC

Oper. temp.: L*: 0°C to + 70°C, V: -40 °C to + 85°C, T: -40°C to + 105°C, *: may be omitted.

Screening level: Std: (no-end suffix), D: NFC 96883 level D, EXORciser is a registered trademark of MOTOROLA Inc.

EF6805 FAMILY - MCU CUST	OMER ORDERING SHEET
Commercial reference :	Customer name :
Customer's marking :	Address :
Application :	Specification reference ; GSS-THOMSON Microelectronic reference
	☐ Special customer data reference*
ROM capacity required :	
Temperature range: 0°C/+70°C -40°C/+85°C -40°C/+105°C	Quality level: STD D Other* (customer's quality specification ref.):
Package Plastic PLCC	Software developped by : SGS-THOMSON Microelectronic application lab. External lab. Customer
PATTERN MEDIA (a listing may be supplied in addition for checking purpose):	OPTION LIST
EPROM Reference : EFDOS/MDOS* disk file 8" floppy 5" 1/4 floppy	-Oscillator input - Low voltage inhibit : ☐ Xtal ☐ Enabled ☐ RC ☐ Disabled
Other*	- Port A output drive : - Timer clock source : ☐ CMOS and TTL ☐ TTL only - Timer clock source : ☐ Internal φ2 clock ☐ TIMER input pin
	-Timer Prescaler 2' (divide by 1) 2' (divide by 2) 2' (divide by 32) 2' (divide by 4) 2' (divide by 4) 2' (divide by 64) 2' (divide by 18)
	- Internal max. clock frequency :
Yearly quantity forecast	start of production date : for a shipment period of :
CUSTOMER CONTACT NAME : DATE :	SIGNATURE :