

**OBSOLETE PRODUCT
NO RECOMMENDED REPLACEMENT**
contact our Technical Support Center at
1-888-INTERSIL or www.intersil.com/tsc

Current Mode Four Quadrant Multiplier



The EL4083 makes use of an Elantec fully complimentary oxide isolated bipolar process to produce a patent

pending current in, current out four quadrant multiplier. Input and output signal summing and direct interface to other current mode devices can be accomplished by simple connection to reduce component count and preserve bandwidth. The selection of an appropriate series resistor value allows an input to accept a voltage signal of any size and optimize dynamic range. The differential outputs offer significant performance improvements which greatly extend the usable gain control range at high frequencies. The bias current is programmable to accommodate the voltage and power dissipation constraints of the package and available systems supplies.


The devices can implement all the classic four quadrant multiplier applications and are uniquely well suited to gain control and signal summing of broadband signals.

Ordering Information

PART NUMBER	TEMP. RANGE	PACKAGE	PKG. NO.
EL4083CN	-40°C to +85°C	8-Pin PDIP	MDP0031
EL4083CS	-40°C to +85°C	8-Pin SO	MDP0027

Pinout

**EL4083
8-PIN PDIP, SO
TOP VIEW**



Manufactured under U.S. Patent No. 5,389,840

Features

- Novel current mode design
 - Virtual ground current summing inputs
 - Differential ground referenced current outputs
- High speed (both inputs)
 - 200MHz bandwidth
 - 12ns 1% settling time
- Low distortion
 - THD < 0.03% @ 1MHz
 - THD < 0.1% @ 10MHz
- Low noise ($R_L = 50\Omega$)
 - 100dB dynamic range
 - 10Hz to 20kHz
 - 73dB dynamic range
 - 10Hz to 10MHz
- Wide supply conditions
 - ± 5 to $\pm 15V$ operation
 - Programmable bias current
- 0.2dB gain tolerance to 25MHz

Features

- Four quadrant multiplication
- Gain control
- Controlled signal summing and multiplexing
- HDTV video fading and switching
- Mixing/modulating/demodulating (phase detection)
- Frequency doubling
- Division
- Squaring
- Square rooting
- RMS and power measurement
- Vector addition-RMS summing
- CRT focus and geometry correction
- Polynomial function generation
- AGC circuits

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)

V_S	Voltage between V_{S+} and V_{S-}	+33V	P_D	Maximum Power Dissipation.....	See Curves
$I_Z(\text{BIAS})$	Z, Bias Current.....	+2.4mA	T_A	Operating Temperature Range EL4083 ..	-40°C to +85°C
I_X	X Input Current.....	±2.4mA	T_J	Operating Junction Temperature EL4083.....	150°C
I_Y	Y Input Current.....	±2.4mA	T_{ST}	Storage Temperature	-65°C to +150°C

Electrical Specifications $T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $I_Z = 1.6\text{mA}$ unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES					
Operating Supply Voltage Range		±4.5		±16.5	V
I_{CC}	$V_S = \pm 15\text{V}$, $I_Z = 0.2\text{mA}$	7.2	8.5	9.5	mA
I_{CC}	$V_S = \pm 5\text{V}$, $I_Z = 1.6\text{mA}$	42.0	44.0	45	mA
I_{EE}	$V_S = \pm 15\text{V}$, $I_Z = 0.2\text{mA}$	9.5	10.0	12	mA
I_{EE}	$V_S = \pm 5\text{V}$, $I_Z = 1.6\text{mA}$	45	47	48	mA
MULTIPLIER PERFORMANCE					
Transfer Function (Note 1)	$(I_{XY} - \overline{I_{XY}}) = K(I_X \times I_Y) / I_Z$				
K Value		0.92	0.965	1.01	
Total Error (Note 2)	$-2\text{mA} < I_X, I_Y < 2\text{mA}$		±0.5	±2	%FS
vs. Temp	T_{MIN} to T_{MAX}		±1.5	±3	%FS
Linearity (Note 3)			0.25	0.5	%FS
Bandwidth (Note 4)	-3dB (Figure 2)	200	225		MHz
X Feedthrough DC to I_{XY} or $\overline{I_{XY}}$ (Note 1)	$I_X = \pm 2\text{mA}$, $I_Y = 0$ (unnullled)		0.15	1.6	%FS
Y Feedthrough DC to I_{XY} or $\overline{I_{XY}}$ (Note 1)	$I_Y = \pm 2\text{mA}$, $I_X = 0$ (unnullled)		0.15	1.6	%FS
AC Feedthrough, X to I_{XY} or $\overline{I_{XY}}$ (Note 5)	$I_X = 4\text{mA}_{PP}$, $I_Y = \text{nulled}$				
	$f = 3.58\text{MHz}$		-80		dB
	$f = 100\text{MHz}$		-28		dB
AC Feedthrough, X to $(I_{XY} - \overline{I_{XY}})$ (Note 5)	$I_X = 4\text{mA}_{PP}$, $I_Y = \text{nulled}$, DC < $f < 1\text{GHz}$		-50		dB
AC Feedthrough, Y to I_{XY} or $\overline{I_{XY}}$ (Note 5)	$I_Y = 4\text{mA}_{PP}$, $I_X = \text{nulled}$				
	$f = 3.58\text{MHz}$		-64		dB
	$f = 100\text{MHz}$		-26		dB
AC Feedthrough, Y to $(I_{XY} - \overline{I_{XY}})$ (Note 5)	$I_Y = 4\text{mA}_{PP}$, $I_X = \text{nulled}$ DC < $f < 1\text{GHz}$		-50		dB
INPUTS (I_X, I_Y)					
Full Scale Range	$FRS = 1.25 \times I_Z$ (Nominal)		±2		mA
Clipping Level	$C_L = 2 \times I_Z$	2.85	3.2		mA
$Z_{IN}(I_X)$		30	40	48	Ω
$Z_{IN}(I_Y)$		30	36	48	Ω
Input Offset Voltages	at Input Pins, $I_Z = 1.6\text{mA}$	-4		+4	mV
(V_{OSX}, V_{OSY})	$I_Z = 0.2\text{mA}$	-12		+12	mV
Input Offset Currents (Note 1)	$R_{SX} = R_{SY} = 1\text{K}$, $V_X = V_Y = 0$		±10	±40	μA
I_{XOS}, I_{YOS}	T_{MIN} to T_{MAX}		±20		nA/°C
Nonlinearity					
I_X	$I_Y = 2\text{mA}$, $-2\text{mA} < I_X < 2\text{mA}$		0.1	0.6	%FS
I_Y	$I_X = 2\text{mA}$, $-2\text{mA} < I_Y < 2\text{mA}$		0.1	0.4	%FS

Electrical Specifications $T_A = 25^\circ\text{C}$, $V_S = \pm 5$, $I_Z = 1.6\text{mA}$ unless otherwise specified. (Continued)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Distortion, I_X (to I_{XY} or $\overline{I_{XY}}$)	$I_Y = 2\text{mA}$, $-2\text{mA} < I_X < 2\text{mA}$				
	$f = 3.58\text{MHz}$		-55		dB
	$f = 100\text{MHz}$		-25		dB
Distortion, I_Y (to I_{XY} or $\overline{I_{XY}}$)	$I_X = 2\text{mA}$, $-2\text{mA} < I_Y < 2\text{mA}$				
	$f = 3.58\text{MHz}$		-56		dB
	$f = 100\text{MHz}$		-26		dB
Distortion, I_X (to $I_{XY} - \overline{I_{XY}}$)	$I_Y = 2\text{mA}$, $-2\text{mA} < I_X < 2\text{mA}$				
	$f = 3.58\text{MHz}$		-66		dB
	$f = 100\text{MHz}$		-35		dB
Distortion, I_Y (to $I_{XY} - \overline{I_{XY}}$)	$I_X = 2\text{mA}$, $-2\text{mA} < I_Y < 2\text{mA}$				
	$f = 3.58\text{MHz}$		-66		dB
	$f = 100\text{MHz}$		-34		dB
Diff Gain	@ 3.58MHz				
I_X	$I_Z = 0.2\text{mA}$, $I_Y = 0.25\text{mA}$		0.2		%
I_Y	$I_Z = 0.2\text{mA}$, $I_X = 0.25\text{mA}$		0.17		%
I_X	$I_Z = 1.6\text{mA}$, $I_Y = 2\text{mA}$		0.1		%
I_Y	$I_Z = 1.6\text{mA}$, $I_X = 2\text{mA}$		0.05		%
Diff Phase	@ 3.58MHz				
I_X	$I_Z = 0.2\text{mA}$, $I_Y = 0.25\text{mA}$		0.5		deg °
I_Y	$I_Z = 0.2\text{mA}$, $I_X = 0.25\text{mA}$		0.5		deg °
I_X	$I_Z = 1.6\text{mA}$, $I_Y = 2\text{mA}$		0.05		deg °
I_Y	$I_Z = 1.6\text{mA}$, $I_X = 2\text{mA}$		0.05		deg °
OUTPUTS (I_{XY}, I_{YX})					
Output I_{OS} (Note 1)	$I_X = I_Y = 0$		-15	± 120	μA
Diff Output I_{OS} (Note 1)	$I_X = I_Y = 0$, $(I_{XY} - \overline{I_{XY}})$		± 0.1	± 80	μA
Voltage Compliance		± 1.5	± 2.0		V
Max Output Current Swing		± 2.85	± 3.2		mA
Noise Spectral Density					
10Hz < f < 10MHz	$R_L = 50\Omega$		125		$\text{pA}/\sqrt{\text{Hz}}$
I_Z (BIAS)					
Current Range	Tested	0.2		1.6	mA
Input Voltage	$I_Z = 0.2\text{mA}$			± 25	mV
Input Voltage	$I_Z = 1.6\text{mA}$			± 25	mV

NOTES:

- Specifications are provisional for the EL4083.
- Error is defined as the maximum deviation from the ideal transfer function expressed as a percentage of the full scale output.
- Linearity is defined as the error remaining after compensating for scale factor (gain) variation and input and output referred offset errors.
- Bandwidth is guaranteed using the squaring mode test circuit of Figure 4.
- Relative to full scale output with full scale sinewave on signal input and zero port input nulled. Specification represents feedthrough of the fundamental.

EL4083 Block Diagram




FIGURE 1.

AC Test Fixture




FIGURE 2. AC BANDWIDTH TEST FIXTURE

Burn-In Circuit




FIGURE 3. BURN-IN CIRCUIT PDIP

Typical Performance Curves




FIGURE 4.




FIGURE 5.




FIGURE 6. (I_x , I_y BANDWIDTH VS I_z)




FIGURE 7. (I_x , I_y 1% SETTling TIME VS I_z)





FIGURE 8. OUTPUT NOISE DENSITY VS I_z BIAS

Typical Performance Curves (Continued)

Input Offset Trim(s)



Output Offset Trim




FIGURE 9. OPTIONAL EXTERNAL TRIM NETWORKS




FIGURE 10. V_{ZIN} VS I_Z (TYPICAL)




FIGURE 11. $(I_{ZIN}$ BANDWIDTH VS I_Z

General Operating Information

I_Z Input (Bias, Divisor) and Power Supplies

The I_Z pin is a low impedance (< 20Ω) virtual ground current input. It can accept positive current from a resistor connected to a positive voltage source or the positive supply. The instantaneous bias for the multiplier gain core is proportional to this current value. Negative applied current will put the multiplier portion of the circuit in a zero bias state and the voltage at the pin will be clamped at a diode drop below ground. The part will respond in a similar manner to currents from a current source such as the output of a transconductance amplifier or one of its own outputs. The overall transfer equation for the EL4083 is:

$$K(I_X \times I_Y)/I_Z = (I_{XY} - \overline{I_{XY}}), K \sim 1$$

As can be seen from the equation, the Z input can serve as a divisor input. However, it is different from the other two inputs in that the value of its current determines the supply current of the part and the bandwidth and compliance range of the outputs and other two inputs. Table 1 gives the equations describing these and other important relationships. These dependencies can complicate and/or limit the usefulness of this pin as a computational input. The I_Z dependence of the impedance of the multiplying inputs

can be particularly troublesome. See the I_Z divider and the RMS#2 circuit sections of the application note for some ways of dealing with this.

The primary intended use for the Z input is as a programming pin similar in function to those on programmable op amps. This enables one to trade off power consumption against bandwidth and settling time and allow the part to function within its power dissipation rating over its full operational supply range (±4.5V - ±16.5V). The E4083 has been designed to function well for I_Z values in the range of 200μA < I_Z < 1.6mA which corresponds to I_X and I_Y signal bandwidths of about 50MHz to over 200MHz. Higher values of I_Z may cause problems at temperature extremes while lower values down to zero will progressively degrade the input referred D.C. offsets and reduce speed. Below about 50μA of bias current the internal servo amplifier loop which maintains the I_Z pin at ground will lose regulation and the voltage at the pin will start to move negative (see Figure 10). This is accompanied by a significant increase in input impedance of the pin. Figure 11 shows the A.C. bandwidth of the I_Z input as a function of the D.C. value of I_Z. Figures 6 and 7 show the bandwidth and 1% settling time of the multiplying inputs, I_X and I_Y, as functions of I_Z.

TABLE 1. BASIC DESIGN EQUATIONS AND RELATIONSHIPS

Positive Supply Current	$I_{S+} = 3.4\text{mA} + I_Z \times 26$
Negative Supply Current	$I_{S-} = 4.5\text{mA} + I_Z \times 27$
Power Dissipation (See Figures 4 and 5)	$\text{PWR} = (+V_S - (-V_S)) \times (4\text{mA} + I_Z \times 26.5)$
Multiplying Input(s) Impedance	$R_{ZX} = R_{ZY} = (32\Omega) \times 1.6\text{mA}/I_Z$
Multiplying Input(s) Clip Point	$I_X (\text{clip}) = I_Y (\text{clip}) = I_Z \times 2$
Multiplying Input(s) Full Scale Value	$I_X (\text{fs}) = I_Y (\text{fs}) = I_Z \times 1.25 (\text{nominal})$
Multiplying Input Resistor Values	$R_X = V_X (\text{peak})/I_X (\text{fs})$
(In Terms of Peak Input Signal)	$R_Y = V_Y (\text{peak})/I_Y (\text{fs})$
Full Scale Output (Single Ended)	$I_{XY} = \overline{I_{XY}} = I_X (\text{fs}) \times I_Y (\text{fs})/(I_Z \times 2)$
Full Scale Output (Differential)	$(I_{XY} - \overline{I_{XY}}) = I_X (\text{fs}) \times I_Y (\text{fs})/I_Z$
I _Z (Bias) Input Voltage vs I _Z	(See Figure 10)
I _Z Signal Bandwidth vs I _Z	(See Figure 11)
I _X , I _Y Signal Bandwidth vs I _Z	(See Figure 6)
I _X , I _Y 1% Settling Time vs I _Z	(See Figure 7)

I_X and I_Y (Multiplier) Inputs and Offset Trimming

The I_X and I_Y pins are low impedance (I_Z dependent) virtual ground current inputs that accept bipolar signals. The input referred clip value is equal to $I_Z \times 2$ while the full scale value has been chosen to be $1.25 \times I_Z$ to maintain excellent distortion and linearity performance. Operating at higher full scale values will degrade these two parameters and, to some extent, bandwidth while improving the signal to noise performance, feedthrough and control range.

The EL4083 is fundamentally different from conventional voltage mode multipliers in that the available input range can be tailored to accommodate voltage sources of almost any size by selecting appropriate input series resistor values. If desired, one can interface with voltages that are much greater than the supplies from which the part is powered. Current source signals can be connected directly to the multiplier inputs. The parts' dynamic range can also be tailored to a large extent for a current signal by the appropriate selection of I_Z . These inputs act in the same manner as a virtual ground input of an operational amplifier and thus can serve as a summing node for any number of voltage and/or current signals. Outputs of components such as current output DACs, transconductance amplifiers and current conveyors can be directly connected to the inputs.

Ideally, a multiplier should give zero output if either one of its multiplying inputs is zero. A nonzero output under these conditions is caused by a combination of input and output referred offsets. An output referred offset can be thought of as a fixed value added to the output and thus only affects D.C. accuracy. An input referred offset at a multiplying input allows signal to feedthrough from the other multiplying input to the output(s). The EL4083 is trimmed during testing at Elantec for X and Y input referred offset for $I_Z = 1.6$ mA. The internal trim networks provide a current to each input which nulls the feedthrough caused by internal device mismatches. These current values are ratioed to the value of I_Z so that the input referred nulls are largely maintained at different values of I_Z . However, there will be some mistracking in the trim networks so that the input referred null point will deviate away from zero at values of I_Z lower than 1.6mA. Figure 9 shows optional external input and output referred offset trim networks which can be used as needed to improve performance.

As mentioned, the output referred offset only affects D.C. accuracy which may not be an issue in A.C. applications. In

gain control applications one may only need to null feedthrough with respect to the gain control input.

In gain control (VCA) applications the X input should be used as the control input and the signal applied to the Y input since it has slightly higher bandwidth and better linearity and distortion performance.

Current Outputs (I_{XY} , $I_{\overline{XY}}$), Feedthrough and Distortion

Another unique feature of the EL4083 is the differential ground referenced current output structure. These outputs can drive 50 Ω terminated lines and reactive loads such as transformers, baluns, and LC tank and filter circuits directly (See EL2082 Data Sheet_Receiver IF Amplifier (Figure 19). The EL2082 also has a current output.). Unlike low impedance follower buffers, these outputs do not interact with the load to produce ringing or instability. If a high level low impedance output is required, the outputs can be recovered differentially and converted to a single ended output with a fast op amp such as the EL2075 (see Figure 19). The outputs can also drive current input devices such as CMF amps, current conveyors and its own inputs directly by simple connection.

Figures 12 and 14 show the nulled gain and feedthrough characteristics of the I_{XY} and $I_{\overline{XY}}$ outputs which are virtually identical and differ only in phase. Figure 12 is with the A.C. signal applied to the X input with Y used as the gain control and in Figure 14 these signals are reversed. Note that in both cases the signal feedthrough rolls up and peaks near the cutoff frequency. This is quite typical of the performance of all previous four quadrant multipliers. Figures 13 and 15 show the corresponding gain/feedthrough characteristics for the differentially recovered output signal $I_{XY} - I_{\overline{XY}}$. Note that in this case the peak feedthrough at high frequencies is lower by more than 40dB (See EL2082 Data Sheet - Receiver IF Amplifier [Figure 19]. The EL2082 also has a current output).

General Operating Information

Figures 16 and 17 show the total harmonic distortion for the single-ended and differential recovered outputs for a full scale A.C. input signal on one input and a full scale D.C. control signal on the other. Note that above about one megahertz to the cutoff frequency the THD of the differentially recovered signal is as much as 10dB lower than the single-ended signals.




FIGURE 12. NULLED I_{XY} AND $I_{\overline{XY}}$ FREQUENCY RESPONSE (SIGNAL ON X_{IN} , GAIN CONTROLLED BY Y_{IN})




FIGURE 13. NULLED $(I_{XY} - I_{\overline{XY}})$ FREQUENCY RESPONSE (SIGNAL ON X_{IN} , GAIN CONTROLLED BY Y_{IN})




FIGURE 14. NULLED I_{XY} AND $I_{\overline{XY}}$ FREQUENCY RESPONSE (SIGNAL ON Y_{IN} , GAIN CONTROLLED BY X_{IN})




FIGURE 15. NULLED $(I_{XY} - I_{\overline{XY}})$ FREQUENCY RESPONSE (SIGNAL ON Y_{IN} , GAIN CONTROLLED BY X_{IN})




FIGURE 16. FULL LEVEL X_{IN} THD VS FREQUENCY




FIGURE 17. FULL LEVEL Y_{IN} THD VS FREQUENCY

Applications

Basic Product Functions

Figures 18 and 19 are the basic schematics for many of the applications of the EL4083. These can perform signal mixing, frequency doubling, modulation, demodulation, gain control/voltage-controlled amplification, multiplication and squaring. Figure 18 has resistively terminated differential outputs and has the widest bandwidth. The figure also shows the option of using the EL2260 dual CMF amplifier to recover the outputs differentially at very low impedance.

This has a maximum 3dB bandwidth of 130MHz and settles to 1% in 25ns. Figure 19 uses an EL2075 at the outputs as a differential to single ended converter with gain to take advantage of the performance enhancements of the differentially recovered output mentioned above and to provide a high level low impedance drive. The -3dB bandwidth of this circuit is over 150MHz using good layout techniques. However, to achieve this bandwidth one must

restrict the output swing to little more than 1V_{PP} to avoid running into the 500V/μs minimum slew rate of the EL2075. Table 2 shows the input signal assignments for the applications listed above.

TABLE 2. INPUT SIGNAL ASSIGNMENTS FOR FIGURES 18 AND 19 CIRCUITS

APPLICATION	V _X	V _Y
Mixer	Signal 1	Signal 2
Frequency Doubler	Signal	Signal
Modulator	Modulating Signal	Carrier
Demodulator	Local Oscillator	Modulated Signal
Gain Control/VCA	Gain Control	Signal
Multiplier	Signal 1	Signal 2
Squarer	Signal	Signal

*X means not connected if function is not used.




FIGURE 18. BASIC SCHEMATIC (DUAL DIFF OUTS)

EL4083 Macromodel (Continued)

*EL4083 Macromodel

*Revision A, August 22, 1994

*

```

*Connection:      IZ(BIAS)
*                  |
*                  IX(in)
*                  |
*                  IY(in)
*                  |
*                  VEE
*                  |
*                  VCC
*                  |
*                  IXY
*                  |
*                  /IXY
*

```

```

.subckt EL4083 ZIN XIN YIN VEE VCC IXY IYX
.MODEL M1MP5DIODE D TT=60p IS=1f CJO=300f VJ=600m XTI=3 EG=1.11 RS=80m
.MODEL M2MDCAP D TT=100n IS=2e-17 CJO=1p VJ=800m RS=300
.MODEL M3MNP1 NPN CJC=1.3p TF=120p IS=1.04f BF=120 CJS=480f
.MODEL M4MPNP1 PNP CJC=1.79p TF=50.166666666667p IS=1f BF=90 CJS=480f
C1 N9 N7 9p
C2 N7 0 350f
C3 N19 N16 9p
C4 N16 0 350f
D1 0 N15 M2MDCAP 12
D10 0 N26 M1MP5DIODE 1
D11 N26 N27 M1MP5DIODE 1
D12 N29 N30 M1MP5DIODE 1
D13 0 N31 M1MP5DIODE 1
D14 VBP N34 M1MP5DIODE 2
D15 N34 VBP M1MP5DIODE 2
D16 0 N34 M2MDCAP 12.5
D17 N35 0 M2MDCAP 12.5
D18 N35 VBN M1MP5DIODE 2
D19 VBN N35 M1MP5DIODE 2
D2 N15 0 M2MDCAP 12
D20 N42 N10 M2MDCAP 4
D21 N10 0 M2MDCAP 4
D22 0 N20 M2MDCAP 4
D23 N20 N45 M2MDCAP 4
D3 0 N12 M1MP5DIODE 8
D4 N55 N13 M1MP5DIODE 8
D5 0 N25 M2MDCAP 6
D6 N25 0 M2MDCAP 6
D7 0 N22 M1MP5DIODE 8
D8 N54 N23 M1MP5DIODE 8
D9 0 N28 M1MP5DIODE 1
EV94 0 VBN 0 N45 1
EV95 VBP 0 N42 0 1
EV96 N54 0 N21 0 650m
EV97 N55 0 N11 0 650m
EV98 N27 0 N28 0 1
EV99 N29 0 SWIN 0 1
FI10 VN-VEE VFI10 1
FI11 VCC VP-VFI11 1
FI12 VCC N39 VFI12 1
FI13 N37 VEE VFI13 1
FI14 VCC N38 VFI14 1
FI15 N36 VEE VFI15 1
FI16 N45 VEE VFI16 1
FI17 VCC N42 VFI17 1
FI18 N37 N36 VFI18 500m
FI19 N38 N39 VFI19 500m
FI20 VN+ VN- VFI20 500m

```

EL4083 Macromodel (Continued)

FI21 VP+ VP- VFI21 500m
 FI22 0 N21 VFI22 1
 FI23 N21 0 VFI23 1
 FI24 N24 0 VFI24 2
 FI25 N14 0 VFI25 2
 FI26 N11 0 VFI26 1
 FI27 0 N11 VFI27 1
 FI28 VCC VEE VFI28 21
 FI 29 N28 ZB1 VFI29 1
 FI5 N33 0 VFI5 1
 FI6 0 N33 VFI6 1
 FI7 N35 N34 VFI7 1
 FI8 VN+ VEE VFI8 1
 FI9 VCC VP+ VFI9 1
 IIBGN 0 VEE 2.2m
 IIBGP VCC 0 2.46m
 IIISWB N32 VEE 629u
 IIISWI SWIN VEE 555u
 IIZSU N28 VEE 10u
 L1 N7 IXA 71n
 L2 XIN N7 4n
 L3 N16 IYA 71n
 L4 YIN N16 4n
 L5 N46 IYX 4n
 L6 N47 IXY 4n
 Q10 N10 VP+[VEE] M4MPNP1 2
 Q10 N46 VN+ N36[VEE] M3MNP1 2
 Q11 N47 VN+ N37 [VEE] M3MNP1 2
 Q12 N46 VN- N37 [VEE] M3MNP1 2
 Q13 0 N34 N56 [VEE] M4MPNP1 400m
 Q14 0 N34 N57 [VEE] M4MPNP1 400m
 Q15 0 N35 N58 [VEE] M3MNP1 400m
 Q16 0 N35 N59 [VEE] M3MNP1 400m
 Q2 0 N10 VP- [VEE] M4MPNP1 2
 Q3 0 N20 VN+ [VEE] M3MNP1 2
 Q4 0 N20 VN- [VEE] M3MNP1 2
 Q5 N46 VP- N39 [VEE] M4MPNP1 2
 Q6 N47 VP+ N39 [VEE] M4MPNP1 2
 Q7 N46 VP+ N38 [VEE] M4MPNP1 2
 Q8 N47 VP- N38 [VEE] M4MPNP1 2
 Q9 N47 VN- N36 [VEE] M3MNP1 2
 R1 N15 N7 60 TC=824u 7.67u
 R10 N16 N17 450 TC=0 0
 R11 YIN N16 100 TC=0 0
 R12 0 SWIN 500 TC=824u 7.67u
 R13 N56 N38 35 TC=0 0
 R14 N57 N39 35 TC=0 0
 R15 N37 N58 35 TC=0 0
 R16 N36 N59 35 TC=0 0
 R17 N46 IYX 100 TC=0 0
 R18 N47 IXY 100 TC=0 0
 R2 N11 IXC 6.25 TC=0 0
 R3 N9 IXC 4.5 TC=0 0
 R4 N7 IXA 1.5K TC=0 0
 R5 XIN N7 100 TC=0 0
 R6 N25 N16 156 TC=824u 7.67u
 R7 N21 IYC 6.25 TC=0 0
 R8 ITC N19 45 TC=0 0
 R9 N17 IYA 45 TC=0 0
 RSU VEE 0 16K TC=0 0

EL4083 Macromodel (Continued)

VF110 N43 N44 0.0
VF111 N40 N41 0.0
VF112 ZB4 ZB5 0.0
VF113 ZB5 ZB6 0.0
VF114 ZB3 ZB4 0.0
VF115 ZB6 ZB7 0.0
VF116 N44 ZB9 0.0
VF117 N41 ZB8 0.0
VF118 IYB IYC 0.0
VF119 IYA IYB 0.0
VF120 IXB IXC 0.0
VF121 IXA IXB 0.0
VF122 N22 N24 0.0
VF123 N23 N24 0.0
VF124 ZB2 ZB3 0.0
VF125 ZB1 ZB2 0.0
VF126 N13 N14 0.0
VF127 N12 N14 0.0
VF128 ZB9 VEE 0.0
VF129 ZIN N26 0.0
VF15 N30 N32 0.0
VF16 N31 N32 0.0
VF17 N33 0 0.0
VF18 ZB8 N43 0.0
VF19 ZB7 N40 0.0
.ENDS

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com