

NanoAmp Solutions, Inc. 1982 Zanker Road, San Jose, CA 95112 ph: 408-573-8878, FAX: 408-573-8877 www.nanoamp.com


EM28C1604C3FL

Low Voltage, Extended Temperature FLASH AND SRAM COMBO MEMORY

FEATURES

- Organization: 1,048K x 16 (Flash) 256K x 16 (SRAM)
- · Basic configuration: Flash
 - Thirty-nine erase blocks
 - Eight 4K-word parameter blocks
 - Thirty-one 32K-word main memory blocks SRAM
 - 4Mb SRAM for data storage - 256K-words
- F_Vcc, VccQ, F_VPP, S_Vcc voltages 2.7V (MIN)/3.3V (MAX) F_Vcc read voltage 2.7V (MIN)/3.3V (MAX) S_Vcc read voltage 2.2V (MIN)/3.3V (MAX) VccQ 1.8V (TYP) F VPP (in-system PROGRAM/ERASE) 12V ±5% (HV) F_VPP (production programming compatibility) 1.0V (MIN) S_Vcc (SRAM data retention)
- · Asynchronous access time Flash access time: 85ns @ 3.0V F Vcc Flash access time: 90ns @ 2.7V F_Vcc SRAM access time: 85ns @ 2.7V S Vcc
- · Low power consumption
- Enhanced WRITE/ERASE suspend option
- · Read/Write SRAM during program/erase of Flash
- 128-bit chip OTP protection register for security purposes
- · Cross-compatible command set support
- PROGRAM/ERASE cvcles 100,000 WRITE/ERASE cycles per block

BALLASSIGNMENT 66-Ball FBGA (Top View)



OPTIONS

OPTIONS	MARKING
Timing 90ns	-9
 Boot Block Top Bottom 	T B
Operating Temperature Rang	e

- (Extended Temperature (-40°C to +85°C) ET
- Package 66-ball FBGA (8 x 8 grid) FL

Part Number Example: EM28C1604C3FL-9 TET

DEVICE MARKING

Due to the size of the package, NanoAmp's standard part number is not printed on the top of each device. Instead, an abbreviated device mark comprised of a five-digit alphanumeric code is used. The abbreviated device marks are cross referenced to NanoAmp part numbers in Table 1.

GENERAL DESCRIPTION

The EM28C1604C3FL, a combination of Flash and SRAM memory, provides a compact, low-power solution for systems where PCB real estate is at a premium. The device contains a nonvolatile, electrically block-erasable (flash), programmable, read-only memory containing 16,777,216 bits organized as 1,048,576 words (16 bits).

The device also provides soft protection for blocks by configuring soft protection registers with dedicated command sequences. A 128-bit (OTP)one time programmable register is provided.

The embedded WORD WRITE and BLOCK ERASE functions are fully automated by an on-chip write state machine (WSM). The WSM simplifies these operations and relieves the system processor of secondary tasks. An on-chip status register, can be used to monitor the WSM status to determine the progress of a PROGRAM/ERASE command.

The erase/program suspend functionality allows compatibility with existing EEPROM emulation software packages.

The device takes advantage of a dedicated power source for the Flash device (F_Vcc) and a dedicated power source for the SRAM device (S_Vcc), both at 2.7V–3.3V for optimized power consumption and improved noise immunity. The separate S_Vcc pin for the


SRAM provides the data retention capability whenever required. The data retention S_Vcc is specified as low as 1.0V. The device supports two VPP voltages; in-circuit VPP of 1.65V-3.3V and production compatibility of $12V \pm 5\%$. The $12V \pm 5\%$ VPP is supported for a maximum of 100 cycles and 10 cumulative hours.

The EM28C1604C3FL contains an asynchronous 4Mb SRAM organized as 256K-words by 16 bits. This device is fabricated using an advanced CMOS process and high-speed/ultra-low-power circuit technology.

The EM28C1604C3FL is packaged in a 66-ball FBGA package with 0.80mm pitch.


Table 1 Cross Reference for Abbreviated Device Marks

PART NUMBER	PRODUCT MARKING	SAMPLE MARKING	MECHANICAL SAMPLE MARKING
EM28C1604C3FL-9 BET	FW650	ES650	FY650
EM28C1604C3FL-9TET	FW651	ES651	FY651



www.datasheet4u.com

FLASH FUNCTIONAL BLOCK DIAGRAM



BALL DESCRIPTIONS

66-BALLFBGA NUMBERS	SYMBOL	TYPE	DESCRIPTION
A4, A5, A6, A7, A8, B3, B4, B5, B6, E5, G3, G4, G5, G6, G7, G8, G9, H4, H5, H6		Input	Address Inputs: Inputs for the addresses during READ and WRITE operations. Addresses are internally latched during READ and WRITE cycles. Flash: A0–A19; SRAM: A0–A17.
H7	F_CE#	Input	Flash Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode.
H9	F_OE#	Input	Flash Output Enable: Enables flash output buffers when LOW. When F_OE# is HIGH, the output buffers are disabled.
C3	F_WE#	Input	Flash Write Enable: Determines if a given cycle is a flash WRITE cycle. F_WE# is active LOW.
D4	F_RP#	Input	Reset. When F_RP# is a logic LOW, the device is in reset, which drives the outputs to High-Z and resets the WSM. When F_RP# is a logic HIGH, the device is in standard operation. When F_RP# transitions from logic LOW to logic HIGH, the device resets all blocks to locked and defaults to the read array mode.
E3	F_WP#	Input	Flash Write Protect. Controls the lock down function of the flexible locking feature.
G10	S_CE1#	Input	SRAM Chip Enable1: Activates the SRAM when it is LOW. HIGH level deselects the SRAM and reduces the power consumption to standby levels.
D8	S_CE2	Input	SRAM Chip Enable2: Activates the SRAM when it is HIGH. LOW level deselects the SRAM and reduces the power consumption to standby levels.
F5	S_OE#	Input	SRAM Output Enable: Enables SRAM output buffers when LOW. When S_OE# is HIGH, the output buffers are disabled.
B8	S_WE#	Input	SRAM Write Enable: Determines if a given cycle is an SRAM WRITE cycle. S_WE# is active LOW.
F3	S_LB#	Input	SRAM Lower Byte: When LOW, it selects the SRAM address lower byte (DQ0–DQ7).
F4	S_UB#	Input	SRAM Upper Byte: When LOW, it selects the SRAM address upper byte (DQ8–DQ15).
B7, B9, B10, C7, C8, C9, C10, D7, E6, E8, E9, E10, F7, F8, F9, F10	DQ0–DQ15	Input/ Output	Data Inputs/Outputs: Input array data on the second CE# and WE# cycle during PROGRAM command. Input commands to the command user interface when CE# and WE# are active. Output data when CE# and OE# are active.

(continued on next page)

BALL DESCRIPTIONS (continued)
----------------------------	------------

	66-BALLFBGA NUMBERS	SYMBOL	TYPE	DESCRIPTION
W	E4 vw.datasheet4u.4	F_VPP	Input/ Supply	Flash Program/Erase Power Supply: [1.65V–3.3V or 11.4V–12.6V]. Operates as input at logic levels to control complete device protection. Provides backward compatibility for factory programming when driven to 11.4V–12.6V. Lower F_VPP voltages are available; consult factory for availability.
	D10	F_Vcc	Supply	Flash Power Supply: [2.7V-3.3V]. Supplies power for device operation.
	A9, H8	F_Vss	Supply	Flash Specific Ground: Do not float any ground pin.
	D9	S_Vcc	Supply	SRAM Power Supply: [2.7V-3.3V]. Supplies power for device operation.
	D3	S_Vss	Supply	SRAM Specific Ground: Do not float any ground pin.
	A10	VccQ	Supply	Flash I/O Power Supply: [2.2–3.3V]. This input should be tied directly to Vcc.
	A1, A2, A3, A11, A12, C4, H1, H2, H3, H10, H11, H12	NC	_	No Connect: Lead is not internally connected; it may be driven or floated.

TRUTH TABLE – FLASH

		F	LASHS		s		SRAMSIGNALS					MEMORY		
	MODES	F_RP#	F_CE#	F_OE#	F_WE#	S_CE1#S	S_CE2	S_OE#	S_WE#	S_UB#		MEMORY BUS CONTROL	DQ0-DQ15	NOTES
	Read	Н	L	L	Н		SRAM must be High-Z				Flash	Dout	1, 2, 3	
WV	Write wheet4u	con	L	Н	L							Flash	Din	1
	Standby	Н	Н	Х	Х							Other	High-Z	4, 5
	Output Disable	Н	L	Н	Н		SRAM any mode allowable				Other	High-Z	4, 6	
	Reset	L	Х	Х	Х							Other	High-Z	4, 7

TRUTH TABLE - SRAM

	FLASH SIGNALS			;	SRAMS	IGNALS	3	MEMORY					
MODES	F_RP#	F_CE#	F_OE#	F_WE#	S_CE1#	S_CE2	S_OE#	S_WE#	S_UB#	S_LB#	MEMORY BUSCONTROL	DQ0-DQ15	NOTES
Read													
DQ0-DQ15					L	н	L	н	L	L	SRAM	Dout	1, 3
DQ0-DQ7					L	Н	L	Н	н	L	SRAM	DoutLB	8
DQ8-DQ15	Fla	ish mus	t be Hig	h-Z	L	Н	L	Н	L	Н	SRAM	Dout UB	9
Write													
DQ0-DQ15					L	н	н	L	L	L	SRAM	Din	1, 3
DQ0-DQ7					L	Н	Н	L	Н	L	SRAM	Din LB	10
DQ8-DQ15					L	Н	н	L	L	н	SRAM	DIN UB	11
Standby					н	Х	Х	Х	Х	Х	Other	High-Z	4, 5
	Flash any mode allowable		Х	L	Х	Х	Х	Х	Other	High-Z	4, 5		
Output Disable				L	Н	Н	Н	Х	Х	Other	High-Z	4, 5	
Data Retention						5	Same as	standb	y		Other	High-Z	4, 6

NOTES: 1. Two devices may not drive the memory bus at the same time.

- 2. Allowable flash read modes include read array, read configuration, and read status.
- 3. Outputs are dependent on a separate device controlling bus outputs.
- 4. Modes of the Flash and SRAM can be interleaved so that while one is disabled, the other controls outputs.
- 5. The SRAM may be placed into data retention mode by lowering S_Vcc to the Vor range, as specified.
- 6. SRAM is enabled and/or disabled with the logical function: S_CE1# or S_CE2.
- 7. Simultaneous operations can exist, as long as the operations are interleaved such that only one device attempts to control the bus outputs at a time.
- 8. Data output on lower byte only; upper byte High-Z.
- 9. Data output on upper byte only; lower byte High-Z.
- 10. Data input on lower byte only.
- 11. Data input on upper byte only.

ARCHITECTURE AND MEMORY ORGANIZATION

The Flash memory array is segmented into 31 blocks of 32K words, along with eight 4K-word parameter blocks. The device is available with block architecture mapped in either of the two configurations: the parameter wblocks located at the top or at the bottom of the memory array, as required by different microprocessors. The EM28C1604C3 top boot configuration with the blocks and address ranges is shown in Figure 1 and the bottom boot configuration in Figure 2.

ADDRESS RANGE

			>		_
FFFFFH F8000H	8 x 4K-Word Blocks	0		4K-Word Block	FFFFF
F7FFH F0000H	32K-Word Block	1	Parameter Blocks	4K-Word Block	FEFFF
EFFFFH E8000H	32K-Word Block	2			FE000 FDFF
E7FFFH www.datasheet4u.corE0000H	32K-Word Block	3		4K-Word Block	FD00
DFFFFH D8000H	32K-Word Block	4		4K-Word Block	FC00
D7FFFH D0000H	32K-Word Block	5		4K-Word Block	FBFFF FB000
CFFFFH C8000H	32K-Word Block	6		4K-Word Block	FAFF
C7FFFH C0000H	32K-Word Block	7			FA00
BFFFFH B8000H	32K-Word Block	8		4K-Word Block	F9000
B7FFFH B0000H	32K-Word Block	9		4K-Word Block	F8FFF
AFFFFH A8000H	32K-Word Block	10			_
A7FFFH A0000H	32K-Word Block	11			
9FFFFH 98000H	32K-Word Block	12			
97FFFH 90000H	32K-Word Block	13			
8FFFFH 88000H	32K-Word Block	14			
87FFFH 80000H	32K-Word Block	15			
7FFFFH 78000H	32K-Word Block	16			
77FFFH 70000H	32K-Word Block	17			
6FFFFH 68000H	32K-Word Block	18			
67FFH 60000H	32K-Word Block	19			
5FFFFH 58000H	32K-Word Block	20			
57FFH 50000H	32K-Word Block	21			
4FFFFH 48000H	32K-Word Block	22			
47FFFH 40000H	32K-Word Block	23			
3FFFFH 38000H	32K-Word Block	24			
37FFFH 30000H	32K-Word Block	25			
2FFFFH 28000H	32K-Word Block	26			
27FFFH 20000H	32K-Word Block	27			
1FFFFH 18000H	32K-Word Block	28			
17FFFH 10000H	32K-Word Block	29			
06000H 0FFFFH 08000H	32K-Word Block	30			
07FFH	32K-Word Block	31			
00000H	52.1.514 Blook	51	I		

NanoAmp Solutions, Inc.

ADDRESS RANGE

FFFFFH F8000H	32K-Word Block	31			
F7FFH F0000H	32K-Word Block	30			
EFFFFH E8000H	32K-Word Block	29			
E7FFFH www.datasheet4u.conE0000H	32K-Word Block	28			
DFFFFH D8000H	32K-Word Block	27			
D7FFFH D0000H	32K-Word Block	26			
CFFFFH C8000H	32K-Word Block	25			
C7FFFH C0000H	32K-Word Block	24			
BFFFFH B8000H	32K-Word Block	23			
B0000H B7FFH B0000H	32K-Word Block	22			
AFFFH	32K-Word Block	21			
A8000H A7FFFH	32K-Word Block	20			
A0000H 9FFFFH 98000H	32K-Word Block	19			
97FFFH	32K-Word Block	18			
90000H 8FFFFH	32K-Word Block	10			
88000H 87FFFH	32K-Word Block	16			
80000H 7FFFFH	32K-Word Block	15			
78000H 77FFFH	32K-Word Block	13			
70000H 6FFFFH	32K-Word Block	14			
68000H 67FFFH	32K-Word Block	13			
60000H 5FFFFH	32K-Word Block				
58000H 57FFFH	32K-Word Block	11			
50000H 4FFFFH	32K-Word Block	10			07FF
48000H 47FFFH	32K-Word Block	9	/	4K-Word Block	0700 06FF
40000H 3FFFFH	32K-Word Block	8		4K-Word Block	0600
38000H 37FFFH		7		4K-Word Block	05FF 0500
30000H 2FFFFH	32K-Word Block	6		4K-Word Block	0500 04FF
28000H 27FFFH	32K-Word Block	5			0400 03FF
20000H 1FFFFH	32K-Word Block	4		4K-Word Block	0300
18000H 17FFFH	32K-Word Block	3		4K-Word Block	02FF
10000H	32K-Word Block	2	/ Parameter	4K-Word Block	01FF
OFFEH 1	001(1)(1)		/		0100
0FFFFH 08000H 07FFFH	32K-Word Block 8 x 4K-Word Blocks	1	Blocks	4K-Word Block	0100 00FF

Figure 2 Bottom Boot Block Device

FLASH MEMORY OPERATING MODES COMMAND STATE MACHINE

Commands are issued to the command state machine (CSM) using standard microprocessor write timings. The CSM acts as an interface between external microprocessors and the internal write state machine (WSM). The available commands are listed in Table 2, their definitions are given in Table 3 and their descriptions in Table 4. Program and erase algorithms are automated by the on-chip WSM. Table 5 shows the CSM transition states. Once a valid PROGRAM/ERASE command is entered, the WSM executes the appropriate algorithm, which generates the necessary timing signals to control the device internally. A command is valid only if the exact sequence of WRITEs is completed. After the WSM completes its task, the write state machine status (WSMS) bit (SR7) (see Table 7) is set to a logic HIGH level (VIH), allowing the CSM to respond to the full command set again.

OPERATIONS

Device operations are selected by entering a standard JEDEC 8-bit command code with conventional microprocessor timings into an on-chip CSM through I/O pins DQ0–DQ7. The number of bus cycles required to activate a command is typically one or two. The first operation is always a WRITE. Control pins F_CE# and F_WE# must be at a logic LOW level (VIL), and F_OE# and F_RP# must be at logic HIGH (VIH). The second operation, when needed, can be a WRITE or a READ depending upon the command. During a READ operation, control pins F_CE# and F_OE# must be at logic LOW level (VIL), and F_WE# and F_RP# must be at logic LOW level (VIL). Table 6 illustrates the bus operations for all the modes: write, read, reset, standby, and output disable.

When the device is powered up, internal reset circuitry initializes the chip to a read array mode of operation. Changing the mode of operation requires that a command code be entered into the CSM. The on-chip status register allows the monitoring of the progress of various operations that can take place. The status register is interrogated by entering a READ STATUS REGISTER command onto the CSM (cycle 1) and reading the register data on I/O pins DQ0–DQ7 (cycle 2). Status register bits SR0-SR7 correspond to DQ0–DQ7 (see Table 7).

COMMAND DEFINITION

Once a specific command code has been entered, the WSM executes an internal algorithm, generating the necessary timing signals to program, erase, and verify data. See Table 3 for the CSM command definitions and data for each of the bus cycles.

STATUS REGISTER

The status register allows the user to determine whether the state of a PROGRAM/ERASE operation is pending or complete. The status register is monitored toggling F_OE#, F_CE#, and address lines by reading the resulting status code on I/O pins DQ0–DQ7. The high-order I/Os (DQ8–DQ15) are set to 00h internally, so only the low-order I/O pins (DQ0–DQ7) need to be interpreted. Address lines select the status register pertinent to the selected memory partition.

Register data is updated on the falling edge of F_OE# or F_CE#, whichever occurs first. The latest falling edge of either of these two signals updates the latch within a

COMMAND DQ0-DQ7	CODE ON DEVICE MODE			
10h/40h	Program setup/alternate program setup			
20h	Block erase setup			
50h	Clear status register			
60h	Reserved			
70h	Read status register			
90h	Read device identity			
0Fh	Soft protection			
B0h	Program/erase suspend			
D0h	Program/erase resume - erase confirm			
FFh	Read array/OTP exit			
AFh	OTP entry			

Table 2Command State Machine Codes For Device Mode Selection

given READ cycle. Latching the data prevents errors from occurring if the register input changes during a status register read. To ensure that the status register output contains updated status data, CE# or OE# must be toggled for each subsequent STATUS READ.

The status register provides the internal state of the wWSMitto the 4external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status. Table 7 defines the status register bits.

After monitoring the status register during a PROGRAM/ERASE operation, the data appearing on DQ0–DQ7 remains as status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

COMMAND STATE MACHINE OPERATIONS

The CSM decodes instructions for the commands

listed in Table 2. The 8-bit command code is input to the device on DQ0–DQ7 (see Table 3 for command definitions). During a PROGRAM or ERASE cycle, the CSM informs the WSM that a PROGRAM or ERASE cycle has been requested.

During a PROGRAM cycle, the WSM controls the program sequences and the CSM responds to a PRO-GRAM SUSPEND command only.

During an ERASE cycle, the CSM responds to an ERASE SUSPEND command only. When the WSM has completed its task, the WSMS bit (SR7) is set to a logic HIGH level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an ERASE or PRO-GRAM operation only when V_{PP} is within its correct voltage range.

		FIRST CYCLE		S		
COMMAND	OPERATION	ADDRESS	CSM/INPUT	OPERATION	ADDRESS	DATA
READ ARRAY	WRITE	Х	FFh	READ	WA	AD
IDENTIFYDEVICE	WRITE	Х	90h	READ	IA	D
READSTATUSREGISTER	WRITE	Х	70h	READ	BA	SRD
WORDPROGRAM	WRITE	х	10h/40h	WRITE	WA	PD
BLOCKERASE	WRITE	Х	20h	WRITE	BA	D0h
PROGRAM/ERASE SUSPEND	WRITE	Х	B0h			
PROGRAM/ERASERESUME	WRITE	Х	D0h			
CLEAR STATUS REGISTER	WRITE	Х	50h			
SOFTPROTECTION	WRITE	Х	0Fh	WRITE	BA	SPC
OTPENTRY	WRITE	Х	AFh	WRITE	Х	AFh
OTPEXIT	WRITE	Х	FFh	WRITE	Х	FFh

Table 3 Command Definitions

NOTE: 1. The command data is written through DQ0-DQ7

2. ID = Manufacturer ID: 002Ch; Device ID (Top Boot): 4492h; Device ID (Bottom Boot): 4493h

3. IA = Identify address: 00000h for manufacturer code and 00001h for device code

- 4. BA = Any address within the block to be selected
- 5. WA = Word address
- 6. AD = Array data
- 7. SRD = Data read from status register
- 8. PD = Data to be written at location WA
- 9. SPC = Soft protect command:
 - 00h = Clear all soft protection
 - FFh = Set all soft protection
 - F0h = Clear addressed block soft protection
 - 0Fh = Set addressed block soft protection
- 10. X = Don't Care

Table 4Command Descriptions

CODE	DEVICEMODE	BUSCYCLE	DESCRIPTION
10h	Alt. Program Setup	First	Operates the same as a PROGRAM SETUP command.
20h www.data	Erase Setup sheet4u.com	First	Prepares the CSM for an ERASE CONFIRM command. If the next command is not ERASE CONFIRM, the CSM will set both SR4 and SR5 of the status register to a "1," place the device into read status register mode, and wait for another command.
40h	Program Setup	First	A two-cycle command: The first cycle prepares for a PROGRAM operation, the second cycle latches addresses and data and initiates the WSM to execute the program algorithm. The flash outputs status register data on the falling edge of F_OE# or F_CE#, whichever occurs first.
50h	Clear Status Register	First	The WSM can set the program status (SR4), and erase status (SR5) bits in the status register to "1," but it cannot clear them to "0." Issuing this command clears those bits to "0."
70h	Read Status Register	First	Places the device into read status register mode. Reading the device will output the contents of the status register, regardless of the address presented to the device. The device will automatically enter this mode after a PROGRAM or ERASE operation has been initiated.
90h	Read Device Identity	First	Puts the device into the read configuration mode so that reading the device will output the manufacturer/device codes.
0Fh	Soft Protection	First	Puts the device into the soft protection mode so that the protection bit for each block can be set and cleared.
B0h	Program Suspend Erase Suspend	First First	Suspends the currently executing PROGRAM/ERASE operation. The status register will indicate when the operation has been successfully suspended by setting either the program suspend (SR2) or erase suspend (SR6) and the WSMS bit (SR7) to a "1" (ready). The WSM will continue to idle in the suspend state, regardless of the state of all input control pins except F_RP#, which will immediately shut down the WSM and the remainder of the chip if F_RP# is driven to VIL.
D0h	Erase Confirm	First	If the previous command was an ERASE SETUP command, then the CSM will close the address and data latches, and it will begin erasing the block indicated on the address pins. During programming/erase, the device will respond only to the ERASE SUSPEND command and will output status register data on the falling edge of F_OE# or F_CE#, whichever occurs last.
	Program/Erase Resume	First	If a PROGRAM or ERASE operation was previously suspended, this command will resume the operation.
FFh	Read Array	First	During the array mode, array data will be output on the data bus.
	OTPExit	Second	Exits the OTP area on second FFh command.
AFh	OTPEntry	Second	Allows programming or reading of the OTP area on second AFh command.

CLEAR STATUS REGISTER

The internal circuitry can set, but not clear, the block lock status bit (SR1), the VPP status bit (SR3), the program status bit (SR4), and the erase status bit (SR5) of the status register. The CLEAR STATUS REGISTER command (50h) allows the external microprocessor to clear these wstatus bits and synchronize to the internal operations. When the status bits are cleared, the device returns to the read array mode.

READ OPERATIONS

The following READ operations are available: READ ARRAY, READ DEVICE IDENTIFICATION and READ STA-TUSREGISTER.

READ ARRAY

The array is read by entering the command code FFh on DQ0–DQ7. Control pins F_CE# and F_OE# must be at a logic LOW level (VIL), and F_WE# and F_RP# must be at a logic HIGH level (VIH) to read data from the array. Data is available on DQ0–DQ15. Any valid address within any of the blocks selects that address and allows data to be read from that address. Upon initial power-up, the device defaults to the read array mode.

READ DEVICE IDENTIFICATION DATA

Device identification codes are read by entering command code 90h on DQ0-DQ7. Two bus cycles are required for this operation, the first to enter the command code and the second to read the selected code. Control pins CE# and OE# must be at a logic LOW level (VIL) and WE# and RP# must be at a logic HIGH level (VIH). The manufacturer code is obtained on DQ0-DQ15 in the second cycle, after the identify address 00000h is latched. The device code is obtained on DQ0-DQ15 in the second cycle, after the identify address 00001h is latched (see Table 3).

READ STATUS REGISTER

The status register is read by entering the command code 70h on DQ0-DQ7. Control pins F_CE# and F_OE# must be at a logic LOW level (VIL), andF_WE# and F_RP# must be at a logic HIGH level (VIH). Two bus cycles are required for this operation: one to enter the command code, and one to read the status register. The status register contents are updated on the falling edge of F_CE# or F_OE#, whichever occurs last within the cycle.

PROGRAMMING OPERATIONS

There are two CSM commands for programming: PROGRAM SETUP and ALTERNATE PROGRAM SETUP (see Table 2).

After the desired command code is entered (10h or 40h

command code on DQ0-DQ7), the WSM takes over and correctly sequences the device to complete the PRO-GRAM operation. The WRITE operation may be monitored through the status register (see the Status Register section). During this time, the CSM will only respond to a PROGRAM SUSPEND command until the PROGRAM operation has been completed, after which time all commands to the CSM become valid again. During programmina. Vpp must remain in the appropriate VPP voltage range as shown in the recommended operating conditions table. Different combinations of RP#, WP#, and VPP pin voltage levels ensure that data in certain blocks are secure and therefore cannot be programmed (see Table 5 for a list of combinations). Only "0s" are written and compared during a PROGRAM operation. If "1s" are programmed, the memory cell contents do not change and no error occurs. The PROGRAM operation can be suspended by issuing a PROGRAM SUSPEND command (B0h). Once the WSM reaches the suspend state, it allows the CSM to respond only to READ ARRAY. READ STATUS REGISTER or PROGRAM RESUME commands. During the PROGRAM SUSPEND operation, array data should be read from an address other than the one being programmed. To resume the PROGRAM operation, a PROGRAM RESUME command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 3 for programming operation and Figure 4 for program suspend and program resume).

ERASE OPERATIONS

An ERASE operation must be used to initialize all bits in an array block to "1s." After BLOCK ERASE confirm is issued, the CSM responds only to an ERASE SUSPEND command until the WSM completes its task.

Block erasure inside the memory array sets all bits within the address block to logic 1s. Erase is accomplished only by blocks; data at single address locations within the array cannot be erased individually. The block to be erased is selected by using any valid address within that block. Block erasure is initiated by a command sequence to the CSM: BLOCK ERASE setup (20h) followed by BLOCK ERASE CONFIRM (D0h) (see Table 3). A twocommand erase sequence protects against accidental erasure of memory contents.

When the BLOCK ERASE CONFIRM command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally verification is performed to ensure that all bits are correctly erased. Monitoring of the ERASE operation is possible through the status register (see the Status

NanoAmp Solutions, Inc.

						C	OMMANI	D INPUTS	(and ne	xt state)			
Current State	SR7	Data when Read	Read Array (FFh)	Write setup (10h/ 40h)	Block erase setup (20h)	Erase confirm (D0h)	Prog./ erase susp. (B0h)	Prog./ erase resume (D0h)	Read SR (70h)	Clear SR (50h)	Identify device (90h)	Soft prot. setup (0Fh)	Soft prot. (SPC)	Otj enti (AF
Read Array	1	Array	Read array	Write setup	Erase setup	1	Read arra	y	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otj enti
Read Status	1	Status	Read array	Write setup	Erase setup	I	Read arra	ý	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otp entr
Identify Device	1	ID	Read array	Write setup	Erase setup	1	Read arra	y	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otț enti
Soft Prot. Setup	1	Status	Soft prot. all			I	Read arra	y				Soft prot. block	Soft prot.	Rea arra
Soft Protection Complete	1	Status	Read array	Write setup	Erase setup	I	Read arrag	ý	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otj ent
Write Setup	1	Status						Prog	Iram					
Program Not Complete	0	Status			gram mplete)		Prog. susp. status			(n	Program ot comple	te)		
Program Suspend Status	1	Status	Program susp. read array		suspend array	Program	Program susp. read array	Program	Program susp. status		Program	n suspend	read array	/
Program Suspend Read Array	1	Array	Program susp. read array		suspend array	Program	Program susp. read array	Program	Program susp. status		Program	ı suspend	read array	/
Program Complete	1	Status	Read Array	Write setup	Erase setup	ł	Read array	ý	Read status	Read array	Identify device	Soft prot setup	Soft prot. setup/ read array	Otj ent
Erase Setup	1	Status	Erase	command	derror	Erase	Erase	Erase			Erase cor	nmand er	ror	
Erase Comd. Error	1	Status	Read array	Write setup	Erase setup	I	Read arra	y	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ Read array	Otţ enti
Erase Not Complete	0	Status	E	Erase (not	complete	•)	Erase susp. to status			Erase	e (not com	plete)		
Erase Suspend Status	1	Status	Erase susp. read array	Write setup	Erase susp. read array	Erase	Erase susp. read array	Erase	Erase susp. status		Erases	suspend r	ead array	
Erase Suspend Array	1	Array	Erase susp. read array	Write setup	Erase susp. read array	Erase	Erase susp. read array	Erase	Erase susp. status		Erases	suspend r	ead array	
Erase Complete	1	Status	Read array	Write setup	Erase setup	I	Read arra	y	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Ot ent

Table 5Command State Machine Transition Table

Register section).

During the execution of an ERASE operation, the ERASE SUSPEND command (B0h) can be entered to direct the WSM to suspend the ERASE operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the READ ARRAY, READ STATUS REG-ISTER, PROGRAMSETUP, PROGRAMRESUME and ERASE RESUME. During the ERASE SUSPEND operation, array data must be read from a block other than the one being erased. To resume the ERASE operation, an ERASE RESUME command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 6). It is also possible that an ERASE in any block can be suspended and a WRITE to another block can be initiated. After the completion of a WRITE, the ERASE can be resumed by writing an ERASE RESUME command.

Table 6 Bus Operations


MODE	F_RP#	F_CE#	F_OE#	F_WE#	ADDRESS	DQ0-DQ15
Read (array, status register, device identification register)	Vih	VIL	Vil	Vін	Х	Dout
Standby	Vін	Vін	x	х	x	High-Z
Output Disable	Vін	VIL	Vін	Vін	X	High-Z
Reset	VIL	Х	Х	Х	Х	High-Z
Write	Vін	VIL	Vін	VIL	X	DIN


Table 7Status Register Bit Definition

14/	WSMS	ESS	ES	PS	VPPS	PSS	BLS	R
VV	7 v v . u a	6	5	4	3	2	1	0

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	WRITESTATEMACHINESTATUS(WSMS) 1 = Ready 0 = Busy	Check write state machine bit first to determine word program or block erase completion, before checking program or erase status bits.
SR6	ERASE SUSPEND STATUS (ESS) 1 = BLOCK ERASE Suspended 0 = BLOCK ERASE in Progress/Completed	When ERASE SUSPEND is issued, WSM halts execution and sets both WSMS and ESS bits to "1." ESS bit remains set to "1" until an ERASE RESUME command is issued.
SR5	ERASE STATUS (ES) 1 = Error in Block Erasure 0 = Successful BLOCK ERASE	When this bit is set to "1," WSM has applied the maximum number of erase pulses to the block and is still unable to verify successful block erasure.
SR4	PROGRAM STATUS (PS) 1 = Error in PROGRAM 0 = Successful PROGRAM	When this bit is set to "1," WSM has attempted but failed to program a word.
SR3	VPP STATUS (VPPS) 1 = VPP Low Detect, Operation Abort 0 = VPP = OK	The VPP status bit does not provide continuous indication of the VPP level. The WSM interrogates the VPP level only after the program or erase command sequences have been entered and informs the system if VPP has not been switched on. The VPP level is also checked before the PROGRAM/ERASE operation is verified by the WSM.
SR2	PROGRAMSUSPENDSTATUS(PSS) 1 = PROGRAM Suspended 0 = PROGRAM in Progress/Completed	When PROGRAM SUSPEND is issued, WSM halts execution and sets both WSM and PSS bits to "1." PSS bit remains set to "1" until a PROGRAM RESUME command is issued.
SR1	 BLOCK LOCK STATUS (BLS) 1 = PROGRAM/ERASE Attempted on a Locked Block; Operation Aborted 0 = No Operation to Locked Blocks 	If a PROGRAM or ERASE operation is attempted to one of the locked blocks, this is set by the WSM. The operation specified is aborted and the device is returned to read status mode.
SR0	RESERVED FOR FUTURE ENHANCEMENT	This bit is reserved for future.

NanoAmp Solutions, Inc.






BUS OPERATION	COMMAND	COMMENTS			
WRITE	WRITE PROGRAM SETUP	Data = 40h or 10h Addr = Don't care			
WRITE	WRITE DATA	Data = Word to be programmed Addr = Address of word to be programmed			
READ		Status register data; toggle OE# or CE# to update status register.			
Standby	Standby Check SR7 1 = Ready, 0 = Busy				
Repeat for subsequent words. Write FFh after the last word programming operation to reset the device to read array mode.					


BUS OPERATION	COMMAND	COMMENTS
Standby		CheckSR1 1 = Detect locked block
Standby		CheckSR3 ² 1 = Detect V _{PP} low
Standby		Check SR4 ³ 1 = Word program error

FULL STATUS REGISTER CHECK FLOW




- NOTE: 1. Full status register check can be done after each word or after a sequence of words.
 - 2. SR3 must be cleared before attempting additional PROGRAM/ERASE operations.
 - SR4 is cleared only by the CLEAR STATUS REGISTER command, but it does not prevent additional program operation attempts.

NanoAmp Solutions, Inc.




BUS OPERATION	COMMAND	COMMENTS
WRITE	PROGRAM SUSPEND	Data = B0h
READ		Status register data; toggle OE# or CE# to update status register.
Standby		CheckSR7 1 = Ready
Standby		CheckSR2 1 = Suspended
WRITE	READ MEMORY	Data = FFh
READ		Read data from block other than that being programmed.
WRITE	PROGRAM RESUME	Data = D0h Addr = Don't care

NanoAmp Solutions, Inc.



BUS OPERATION	COMMAND	COMMENTS		
WRITE	WRITE ERASE SETUP	Data =20h Addr = Don't care		
WRITE	ERASE	Data = D0h Block Addr = Address within block to be erased		
READ		Status register data; toggle OE# or CE# to update status register.		
Standby Check SR7 1 = Ready, 0 = Busy				
Repeat for subsequent blocks. Write FFh after the last BLOCK ERASE operation to reset the device to read array mode.				

FULL STATUS REGISTER CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR1 1 = Detect locked block
Standby		Check SR3 ² 1 = Detect VPP block
Standby		Check SR4 and SR5 1 = BLOCKERASE command error
Standby		Check SR5 ³ 1 = BLOCK ERASE error

NOTE: 1. Full status register check can be done after each block or after a sequence of blocks.

- 2. SR3 must be cleared before attempting additional PROGRAM/ERASE operations.
- SR5 is cleared only by the CLEAR STATUS REGISTER command in cases where multiple blocks are erased before full status is checked.

NanoAmp Solutions, Inc.



BUS OPERATION	COMMAND	COMMENTS	
WRITE	ERASE SUSPEND	Data = B0h	
READ		Status register data Toggle OE# or CE# to update status register	
Standby		Check SR7 1 = Ready	
Standby		Check SR6 1 = Suspended	
WRITE	READ MEMORY	Data = FFh	
or WRITE	WRITE SETUP	Data = 40h or 10h Addr = Don't Care	
READ		Read data from block other than that being erased	
or WRITE	WRITE DATA	Data = Word to be programmed Addr = Address of word to be programmed	
WRITE	ERASE RESUME	Data = D0h Addr = Don't Care	

NOTE: 1. See BLOCK ERASE Flowchart for complete erasure procedure.

2. See Word Programming Flowchart for complete programming procedure.


OTP MODE

The device has 128 bits of OTP (one time programmable) area. There are 64 bits that are programmed at the factory with a unique 64-bit code that is not modifiable. The other 64-bit OTP area is left blank to program for customer design requirements if needed. Protection of the userprogrammable, 64-bit contents is provided, after the area is programmed, by programming the lock-bit.

To program the OTP area, two "AFh" commands must be written, followed by two WRITE cycles of the normal program sequences. When in the OTP mode, the WSM programs the OTP area and not the array. During programming, a read can acquire only the WSM status (status register output). When the programming is complete, the device remains in the OTP mode and only the status can be read in the OTP area. Writing two "FFh" commands exits the OTP mode and causes the device to go into the read array mode. To read the OTP area after programming, the OTP mode must be re-entered.

To read the OTP area contents, two "AFh" commands must be written, followed by a READ. Writing two "FFh" commands exits the OTP mode and causes the device to go into the read array mode.

After programming the 64-bit OTP area, the lock-bit can be programmed. The lock-bit is at address 00040H and is on DQ15. Once the lock-bit is programmed to a "0," the 64-bit, user-programmable area is permanently protected (see Figure 7). The lock- bit can be read in OTP mode, as described above.



OTP Area Map

NOTE: 1. Always locked.

STANDBY MODE

Icc supply current is reduced by applying a logic HIGH level on F_CE# and F_RP# to enter the standby mode. In the standby mode, the outputs are placed in High-Z. Applying a CMOS logic HIGH level on F_CE# and F_RP# reduces the current to Icc2 (MAX). If the device is deselected during an ERASE operation or during programming, the device continues to draw current until the operation is complete.

SOFT BLOCK DATA PROTECTION

Soft protection is available with CSM command 0Fh (see Table 3). The protection bit for each block can be set and cleared individually, or all at once. After the soft protection bit of a block is set, the block is protected when $V_{PP} > V_{PPLK}$, RP# is HIGH, and WP# is LOW. When $V_{PP} \leq V_{PPLK}$ the block is protected (locked) as well. A block is unlocked when WP# is HIGH, even if its soft protection bit is set (see Table 8)..

When the device is powered down or RP# reset, the soft protection blocks will be set to the protected state. So, if WP# goes LOW after first power-up, RP# reset, or power-down, all blocks will be protected. The CSM command 0Fh is needed to clear the soft protected blocks. When WP# goes LOW the cleared blocks will be unprotected.

The block lock status bit SR1 is used to monitor the individual block lock status after the second WRITE cycle of the soft protection CSM command. Additionally, to monitor the block lock status of any block, the read status register command 70h can be used. On the command's second cycle, any address within a block is issued and SR1 will indicate the block lock status for that block. When monitoring the block lock status bit SR1, the correct status can only be obtained with WP# LOW.

AUTOMATIC POWER SAVE MODE (APS)

Substantial power savings are realized during periods when the Flash array is not being read and the device is in the active mode. During this time the device switches to the automatic power save (APS) mode. When the device switches to this mode, lcc is reduced to lcc2. The low level of power is maintained until another operation is initiated. In this mode, the I/O pins retain the data from the last memory address read until a new address is read. This mode is entered automatically if no address or control pins toggle. At least one transition of F_CE# must occur after power-up to activate this mode's availability.

^{2.} Locked by programming DQ15 at address 00040H.

Table 8 Data Protection Combinations

www.datasheet4u.com

DATA PROTECTION PROVIDED	Vpp	RP#	WP#
All blocks locked	$\leq V_{PPLK}$	Х	Х
All blocks locked	х	VIL	Х
All blocks unlocked	≥Vpplk	Vін	Vін
Soft-protected blocks unlocked	≥Vpplk	Vін	ViL

VPP / Vcc PROGRAM AND ERASE VOLTAGES

The flash memory of the EM28C1604C3FL provides in-system programming and erase with VPP in the 1.65V–3.3V range. VPP at 12V ±5% is supported for a maximum of 100 cycles and 10 cumulative hours. The device can withstand 100,000 WRITE/ERASE operations with VPP = Vcc. During WRITE and ERASE operations, the WSM monitors the VPP voltage level. WRITE/ERASE operations areallowed only when VPP is within the ranges specified in Table 9.

Table 9 VPP RANGE (V)

	MIN	MAX
In-System	1.65	2.2
In-Factory	11.4	12.6

POWER-UP

During a power-up, it is not necessary to sequence V_{CC} Q, V_{CC} and V_{PP}. However, it is recommended that RP# be held LOW during power-up for additional protection while V_{CC} is ramping above V_{LKO} to a stable operative level. After a power-up or RESET, the status register is reset, and the device will enter the array read mode.

POWER-UP PROTECTION

The likelihood of unwanted WRITE or ERASE operations is minimized since two consecutive cycles are required to execute either operation. When $V_{CC} < V_{LKO}$, the device does not accept any WRITE cycles, and noise pulses < 5ns on CE# or WE# do not initiate a WRITE cycle.

FLASH ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS*

Voltage to Any Pin Except Vcc and VPP	
with Respect to Vss0.5V to +4.0V	
VPP Voltage (for BLOCK ERASE and PROGRAM)	
www.datwith Respect to Vss0.5V to +13.0V** Vcc Supply Voltage	
Vcc Supply Voltage	
with Respect to Vss0.3V to +4.0V	
VccQ Supply Voltage	
with Respect to Vss0.3V to +4.0V	
Output Short Circuit Current 100mA	
Operating Temperature Range40°C to +85°C	
Storage Temperature Range55°C to +125°C	

Soldering Cycle 260°C for 10s

FLASH

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum DC voltage on Vpp may overshoot to +13.5V for periods less than 20ns.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Operating temperature	^t A	-40	+85	°C	
Vcc supply voltage	F_Vcc, S_Vcc	2.7	3.3	V	
I/O supply voltage (Vcc = 2.7V–3.3V)	VccQ	2.2	3.3	V	
Supply voltage, when used as logic control	VPP1	1.65	3.3	V	
VPP in-factory programming voltage	VPP2	11.4	12.6	V	1
Data retention supply voltage	S_VDR	1.0	_	V	
Block erase cycling		100,000	_	Cycles	

NOTE: 1. 12V VPP is supported for a maximum of 100 cycles and may be connected for up to 10 cumulative hours.




Figure 8 Output Load Circuit

COMBINED DC CHARACTERISTICS

(Note: 1)

			Vcc =	2.7V–3	.3V		
			VccQ =	2.2V-	3.3V		
DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Low Voltage		VIL	-0.2	_	0.2	V	
Input High Voltage		Vін	VccQ - 0.2V	-	VccQ + 0.2V	V	
Output Low Voltage IoL = 100 A	Vcc = Vcc (MIN), VccQ=VccQ(MIN)	Vol	-	_	0.10	V	
Output High Voltage Іон = 100 А	Vcc=Vcc(MIN), VccQ=Vccq(MIN)	Vон	VccQ - 0.1V	-	_	V	
VPP Lock Out Voltage		Vpplk	_	_	1.0	V	
VPP During Program/Erase		VPP1	1.65	-	3.3	V	
Operations		VPP2	11.4	_	12.6	V	2
Vcc Program/Erase Lock Voltage		Vlko	1.5	_	-	V	
Input Leakage Current	Vcc=Vcc(MAX)	L	_	-	1	μA	
Output Leakage Current	Vcc=Vcc(MAX)	loz	_	_	10	μA	
F_Vcc Read Current at 5MHz	Vcc=Vcc(MAX) CE#=Vil,OE#=VihRP#=Vih	ICC1	-	-	30	mA	3
F_Vcc plus S_Vcc Standby Current	Vcc=Vcc(MAX)	ICC3	_	25	70	μA	
F_Vcc Program Current		ICC4+IPP3	_	-	55	mA	
F_Vcc Erase Current		ICC5+IPP4	_	_	45	mA	
F_Vcc/S_Vcc Erase Suspend Curre	nt	Icc6	_	-	25	μA	
F_Vcc/S_Vcc Program Suspend Current		ICC7	_	-	25	μA	
Read-While-Write Current		ICC8	_	_	95	mA	
S_Vcc Read/Write Operating Supply Current – Word Access Mode	VIN = VIH or VIL Chip Enabled, IoL = 0	ICC10	-	3	8	mA	4

NOTE: 1. All currents are in RMS unless otherwise noted.

- 2. 12V VPP is supported for a maximum of 100 cycles and may be connected for up to 10 cumulative hours.
- 3. Icc is dependent on cycle rates.
- 4. Operating current is a linear function of operating frequency and voltage. Operating current can be calculated using the formula shown with operating frequency (f) expressed in MHz and operating voltage (V) in volts. Example: When operating at 2 MHz at 2V, the device will draw a typical active current of 0.8*2* = 3.2mA in the page access mode. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

(continued on the next page)

COMBINED DC CHARACTERISTICS (continued)

(Note: 1)

				Vcc =	2.7V–3	.3V			
				VccQ = 2.2V-3.3V		VccQ = 2.2V - 3.3V			
	DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
WV	VPP Read Current	Vpp ≤ Vcc	IPP1	_	-	15	μA		
		Vpp≥Vcc		_	-	200	μA		
	VPP Standby Current	Vpp ≤ Vcc	IPP2	_	-	10	μA		
		Vpp≥Vcc		_	-	200	μA		
	VPP Erase Suspend Current	Vpp = Vpp1	IPP5	_	-	10	μA		
		Vpp=Vpp2		_	-	200	μA		
	VPP Program Suspend Current	Vpp = Vpp1	IPP6	_		10	μA		
ľ		Vpp=Vpp2		_		200	μΑ		

NOTE: 1. All currents are in RMS unless otherwise noted.

FLASH

FLASH READ CYCLE TIMING REQUIREMENTS

				90	-	90	
			Vcc = 2.7	7V–2.95V	Vcc = 3.	0V–3.3V	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS
	Address to output delay	^t AA		90		85	ns
14/	CE# LOW to output delay	^t ACE		90		85	ns
	OE# LOW to output delay	^t AOE		30		30	ns
	F_RP# HIGH to output delay	^t RWH		600		600	ns
	CE# or OE# HIGH to output High-Z	tOD		25		25	ns
	Output hold from address, CE# or OE# change	tOH	0		0		ns
	CE# HIGH between subsequent synchronous READs	^t CBPH	20		20		ns
	READ Cycle Time	^t RC	90		85		ns


FLASH WRITE CYCLE TIMING REQUIREMENTS

		-	90	
		Vcc = 2	.7V–3.3V	
PARAMETER	SYMBOL	MIN	MAX	UNITS
Reset HIGH recovery to WE# going LOW	^t RS	150		ns
CE# setup to WE# going LOW	tCS	0		ns
Write pulse width	tWP	70		ns
Data setup to WE# going HIGH	^t DS	50		ns
Address setup to WE# going HIGH	^t AS	70		ns
CE# hold from WE# HIGH	^t CH	0		ns
Data hold from WE# HIGH	^t DH	0		ns
Address hold from WE# HIGH	tAH	0		ns
Write pulse width HIGH	tWPH	30		ns
WP# setup to WE# going HIGH	tWHS	0		ns
VPP setup to WE# going HIGH	tVPS	200		ns
OE# hold from WE# going HIGH	^t OHH	30		ns
WP# hold from valid SRD	tWHH	0		ns
VPP hold from valid SRD	^t VPH	0		ns
WE# HIGH to busy status	^t WB	200		ns
WRITE duration	tWED1	6		us
Boot BLOCK ERASE duration	^t WED2	0.5		s
Parameter BLOCK ERASE duration	^t WED3	0.5		s
Main BLOCK ERASE duration	^t WED4	1		S

FLASH ERASE AND PROGRAM CYCLE TIMING REQUIREMENTS

		2.7V-3.3V Vcc				
	1.65V–3	.3V VPP	12V	VPP		
PARAMETER	TYP	MAX	TYP	MAX	UNITS	NOTES
Boot/parameter BLOCK ERASE time	0.5	4	0.5	4	s	
Main BLOCK ERASE time	1	5	1	5	s	
Boot/parameter BLOCK WRITE time	0.1	-	0.1	-	s	
Main BLOCK WRITE time	0.3	_	0.3	-	s	
Program/erase suspend latency	1	3	1	3	s	
		WY	ww.D	ataSh	eet4	U.com

NanoAmp Solutions, Inc.



WRITE/ERASE OPERATION


TIMING PARAMETERS

	-90	
SYMBOL	MIN	UNITS
^t WPH	30	ns
™P	70	ns
^t AS	70	ns
^t AH	0	ns
^t DS	50	ns
^t DH	0	ns
tCS	0	ns
^t CH	0	ns
^t VPS	200	ns
^t RS	150	ns

	-90	
SYMBOL	MIN	UNITS
^t WED1	6	S
^t WED2	0.5	s
^t WED3	0.5	s
^t WED4	1	s
^t VPH	0	ns
^t WB	200	ns
*WHS	0	ns
tWHH	0	ns
tонн	30	ns

FLASH

NanoAmp Solutions, Inc.



READ TIMING PARAMETERS

	-90		-9		
	Vcc=2.7V-2.95V		Vcc=3.		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
^t AA		90		85	ns
^t ACE		90		85	ns
^t AOE		30		30	ns
^t RWH		600		600	ns

	-90			
	Vcc=2.7V-3.3V			
SYMBOL	MIN	MAX		UNITS
tOD		25		ns
^t OH	0			ns
^t RC	90			ns

SRAM OPERATING MODES SRAM READ ARRAY

The operational state of the SRAM is determined by S_CE1#, S_CE2, S_WE#, S_OE#, S_UB#, and S_LB#, as indicated in the Truth Table. In order to perform an SRAM READ operation, S_CE1#, and S_OE#, must be at VII, and S_CE2 and S_WE# must be at VIII. When in this state, S_UB# and S_LB# control whether the lower byte is read (S_UB# VIII, S_LB# VIII), the upper byte is read (S_UB# VIII, S_LB# VIII), or neither are read (S_UB# VIII, S_LB# VIII), or neither are read (S_UB# VIII) and the device is in a standby state.


While performing an SRAM READ operation, current consumption may be reduced by reading within a 16-word page. This is done by holding S CE1# and S_OE# at V_{IL}, S_WE# and S_CE2 at V_{IH}, and toggling addresses A0-A3. S_UB# and S_LB# control the data width as described above.

SRAM WRITE ARRAY

In order to perform an SRAM WRITE operation, S_CE1# and S_WE# must be at V_{IL}, and S_CE2 and S_OE# must be at V_{IH}. When in this state, S_UB# and S_LB# control whether the lower byte is written (S_UB# V_{IH}, S_LB# V_{IL}), the upper byte is written (S_UB# V_{IL}, S_LB# V_{IH}), both upper and lower bytes are written (S_UB# V_{IL}, S_LB# V_{IL}), or neither are written (S_UB# V_{IH}, S_LB# V_{IH}) and the device is in a standby state.

SRAM

SRAM FUNCTIONAL BLOCK DIAGRAM



TIMING TEST CONDITIONS


	Input pulse levels 0.1V Vc	c to 0.9V Vcc
	Input rise and fall times	5ns
	Input timing reference levels	0.5V
	Output timing reference levels	
www	Operating Temperature	40°C to +85°C

SRAM READ CYCLE TIMING

DESCRIPTION	SYMBOL	MIN	MAX	UNITS
Read Cycle Time	^t RC		85	ns
Address Access Time	^t AA		85	ns
Chip Enable to Valid Output	tCO		85	ns
Output Enable to Valid Output	tOE		35	ns
Byte Select to Valid Output	^t LB, ^t UB		85	ns
Chip Enable to Low-Z Output	tLZ	0		ns
Output Enable to Low-Z Output	tOLZ	0		ns
Byte Select to Low-Z Output	^t LBZ, ^t UBZ	0		ns
Chip Enable to High-Z Output	tHZ	0	15	ns
Output Disable to High-Z Output	tOHZ	0	15	ns
Byte Select Disable to High-Z Output	^t LBHZ, ^t UBHZ	0	15	ns
Output Hold from Address Change	^t OH	5		ns

SRAM WRITE CYCLE TIMING

DESCRIPTION	SYMBOL	MIN	MAX	UNITS
Write Cycle Time	tWC		85	ns
Chip Enable to End of Write	tCW		85	ns
Address Valid to End of Write	^t AW		85	ns
Byte Select to End of Write	^t LBW, ^t UBW		85	ns
Address Setup Time	^t AS	0		ns
Write Pulse Width	tWP	50		ns
Write Recovery Time	^t WR	0		ns
Write to High-Z Output	tWHZ	0	15	ns
Data to Write Time Overlap	^t DW	50		ns
Data Hold from Write Time	^t DH	0		ns
End Write to Low-Z Output	tow	0		ns




READ TIMING PARAMETERS

SYMBOL	MIN	MAX	UNITS
^t RC		85	ns
^t AA		85	ns
tCO		85	ns
^t OE		35	ns
^t LB, ^t UB		85	ns
١z	0		ns

SYMBOL	MIN	MAX	UNITS
^t OLZ	0		ns
^t HZ	0	15	ns
tohz	0	15	ns
^t LBHZ, ^t UBHZ	0	15	ns
^t OH	5		ns

SRAM

Stock No. 23133-A 1/01




WRITE CYCLE

www.datasheet4u.com

SYMBOL	MIN	MAX	UNITS
^t WC		85	ns
^t CW		85	ns
^t AW		85	ns
^t LBW, ^t UBW		85	ns
^t AS	0		ns
^t WP	50		ns

SYMBOL	MIN	MAX	UNITS
^t WR	0		ns
^t WHZ	0	15	ns
^t DW	50		ns
^t DH	0		ns
tow	0		ns




WRITE CYCLE2 (S_CE1#CONTROL)

WRITE TIMING PARAMETERS

SYMBOL	MIN	MAX	UNITS
tWC		85	ns
tCW		85	ns
^t AW		85	ns
^t LBW, ^t UBW		85	ns
^t AS	0		ns
^t WP	50		ns

SYMBOL	MIN	MAX	UNITS
^t WR	0		ns
^t WHZ	0	15	ns
^t DW	50		ns
^t DH	0		ns
tow	0		ns



66-BALL FBGA

FBGA PACKAGE DIMENSIONS

		MIN	NOM	MAX
Package height	A	1.20	1.30	1.40
Solder ball height (Standoff)	A1	0.30	0.35	0.40
Package body thickness	A2	0.92	0.97	1.02
Ball lead diameter	b	0.325	0.40	0.475
Body length	D	11.90	12.00	12.10
Body width	E	7.90	8.00	8.10
Ball pitch	е		0.80	
Seating plane coplanarity	Z			0.10
Corner to first bump distance	S1	1.10	1.20	1.30
Corner to first bump distance	S2	1.50	1.60	1.70

All dimensions in millimeters. Solder ball material: 63% Sn, 37% Pb Substrate: plastic laminate Mold compound: epoxy novolac

Revision History

Revision #	Date	Description
A	January 2001	Preliminary Release
В	May 8, 2001	Updated ballout, removed -11
С	July 12, 2001	Added 85nS Flash access