

EXTREME LOW POWER RTC MODULE WITH I²C,

32-bit UNIX time counter, 43 bytes EEPROM, Battery Switchover and Trickle Charger



GENERAL DESCRIPTION

The EM3028-C7 engineered using the in-house analog low power (ALP) technology provides unmatched true ultra-low current consumption of typically 40nA while running on a standard 32'768 Hz tuning fork crystal. Thus allowing several hours of backup supply using cost effective MLCC capacitors.

It provides full RTC function with programmable counters, alarm, selectable interrupt and clock output functions and also a 32-bit UNIX Time counter.

The internal EEPROM memory hosts all configuration settings and allows for additional 43 bytes of user memory.

All addresses and data are transferred over an I²C-bus interface for communication with a host controller.

This ultra-small RTC module has been specially designed for miniature and cost sensitive high volume applications.

FEATURES

- I Extreme low power consumption: 40 nA @ 3 V.
- I Wide operating voltage range: 1.2 V to 5.5 V.
- I Built-in tuning Fork crystal at 32'768 Hz
- I Time accuracy: Factory calibrated to ±1 ppm @ 25°C
- I Non-volatile configuration settings with user programmable offset value.
- I Configuration stored in EEPROM and mirrored in RAM
- I Backup Switch and Trickle Charger function.
- I Provides year, month, date, weekday, hours, minutes and seconds.
- I Automatic leap year correction; 2000 to 2099
- 32 bit UNIX time counter.
- I Timer, alarm and external event functions with time stamp.
- I Clock output: 32.768 kHz, 8192 Hz, 1024 Hz, 64 Hz, 32 Hz, 1 Hz.
- I 43 bytes non-volatile user memory, 2 bytes user RAM.
- I I²C-bus interface: 400 kHz.
- I Ultra small C7 package, RoHS compliant, 3.2x1.5x0.8mm
- I Also available in TSSOP14 with external Crystal, part number EM3028VxTP14

APPLICATIONS

The EM3028-C7 RTC module combines key functions with outstanding performance in an ultra-small ceramic package, special designed for:

- l loT
- I Wearable systems
- I Multi-Solar cell platforms
- I Beacons and wireless sensor networks
- I Industrial and environmental monitoring
- I Battery operated platforms

TYPICAL APPLICATION






TABLE OF CONTENTS

1. Product description	8
1.1. Block diagram	8
1.2. Operating modes	9
1.2.1. Device Protection	9
1.2.2. Register Organization	9
1.2.3. Register Conventions	10
1.2.4. Register Overview	10
2. Pin description	12
3. Handling Procedures	12
4. Package / Pin Out / Marking	13
5. Electrical specifications	14
5.1. Absolute Maximum Ratings	14
5.2. Operating Parameters	15
5.3. Oscillator Parameters	17
5.3.1. XTAL Frequency vs. Temperature Characteristics	17
5.4. Power-On AC Electrical Characteristics	18
5.5. I ² C-BUS Characteristics	19
6. Product configuration	20
6.1. Clock Registers	20
6.2. Calendar Registers	21
6.3. Alarm Registers	23
6.4. Periodic Countdown Timer Control Registers	25
6.5. Configuration Registers	27
6.6. Event Control Register	31
6.7. Time Stamp Registers	32
6.8. UNIX Time Registers	35
6.9. RAM Registers	36
6.10. PASSWORD Registers	37
6.11. EEPROM Memory Control Registers	38
6.12. ID Register	39
6.13. Configuration EEPROM with RAM Mirror Registers	39
6.13.1. EEPROM Reserved	39
6.13.2. EEPROM Password Enable Register	39
6.14. EEPROM Password Registers	40
6.15. EEPROM CLKOUT Register	41
6.16. EEPROM Offset Register	42
6.17. EEPROM Backup Register	43
6.18. USER EEPROM	44
6.19. Manufacturer EEPROM	44
6.20. Register Reset Values Summary	45
7. Detailed Functional Description	48
7.1. Power-on-reset (POR)	48
7.2. Automatic Backup Switchover Function	48



7.2.1. SWITCHOVER Disabled	49
7.2.2. Direct Switching Mode (DSM)	49
7.2.3. STANDBY MODE	50
7.2.4. Level Switching Mode (LSM)	50
7.3. Trickle Charger	51
7.4. Programmable Clock Output	51
7.4.1. CLKOUT Frequency Selection	52
7.4.2. Normal Clock Output	52
7.4.3. Interrupt Controlled Clock Output	52
7.4.4. Synchronized Enable/Disable	53
7.4.5. Clock Output Scheme	54
7.5. Setting and Reading the Time	55
7.5.1. Setting the Time	56
7.5.2. Reading the Time	56
7.6. EEPROM READ/WRITE	57
7.6.1. POR Refresh (ALL CONFIGURATION EEPROM → RAM)	57
7.6.2. Automatic Refresh (All Configuration EEPROM → RAM)	57
7.6.3. Refresh (All Configuration EEPROM → RAM)	57
7.6.4. Update (All Configuration RAM → EEPROM)	57
7.6.5. Read one EEPROM Byte (EEPROM → RAM-EEdata)	57
7.6.6. Write to one EEPROM Byte (RAM-EEdata → EEPROM)	57
7.6.7. EEBUSY Bit	58
7.6.8. EEPROM Read/Write Conditions	59
7.7. Use of the Configuration EEPROM WITH RAM MIRROR Registers	59
7.8. Interrupt Output	60
7.8.1. Servicing Interrupts	60
7.8.2. Interrupt Scheme	61
7.9. Periodic Countdown Timer Interrupt Function	63
7.9.1. Periodic Countdown Timer Diagram	64
7.9.2. Use of the Periodic Countdown Timer Interrupt	65
7.9.3. First Period Duration	67
7.10. Periodic Time Update Interrupt Function	68
7.10.1. Periodic Time Update Diagram	68
7.10.2. Use of the Periodic Time Update Interrupt	69
7.11. Alarm Interrupt Function	70
7.11.1. Alarm Diagram	70
7.11.2. Use of The Alarm Interrupt	71
7.12. External Event Function	72
7.12.1. External Event Diagram	73
7.12.2. Use of the External Event Function	74
7.13. Automatic BACKUP Switchover Interrupt Function	76
7.13.1. Automatic Backup Switchover Diagram	77
7.13.2. Use of the Automatic BACKUP Switchover Interrupt	78
7.14. POWER ON RESET Interrupt Function	79



7.14.1. POWER ON RESET Diagram	79
7.14.2. Use of the POWER ON RESET Interrupt	80
7.15. TIME STAMP Function	81
7.16. Frequency OFFSET Correction	83
7.16.1. EEOFFSET Value Determination	83
7.16.2. Verification of the Corrected Time Accuracy	83
7.17. UNIX Time Counter	84
7.18. RESET bit Function	85
7.19. User Programmable Password	86
7.19.1. Enabling/Disabling Write Protection	86
7.19.2. Changing Password	87
7.19.3. Flowchart	88
7.20. I ² C Interface	89
7.20.1. Bit Transfer	89
7.20.2. START and STOP Conditions	89
7.20.3. DATA Valid	90
7.20.4. System Configuration	90
7.20.5. Acknoledge	91
7.20.6. Slave Address	92
7.20.7. WRITE Operation	92
7.20.8. READ Operation at Specific Address	93
7.20.9. READ Operation	93
7.20.10. I ² C-BUS in Switchover Condition	94
8. Typical Application	95
8.1. Operating EM3028-C7 with Backup Supply Voltage	95
9. Ordering Information	96
10. Packaging Information	97
10.1. C7 Package	97
10.2. Recommended Thermal Relief	97
11. Soldering Information	98
12. Handling Precautions for Modules with Embedded Crystals	99
13. Packing & Shipping Information	100
14. Document Revision History	101



LIST OF FIGURES

Figure 1-1 EM3028 Block Diagram	8
Figure 1-2 Address register auto-increment.	9
Figure 1-3 Device Diode Protection Diagram	9
Figure 4-1 8 ld C7	13
Figure 4-2 Package marking	13
Figure 5-1 Xtal Frequency Characteristics	17
Figure 5-2 Power-On, AC Characteritics	18
Figure 5-3 I ² C Parameter definitions	19
Figure 7-1 Direct Switching Mode	49
Figure 7-2 Level Switching Mode	50
Figure 7-3 Trickle Charger configuration	51
Figure 7-4 Frequency Output configuration	53
Figure 7-5 Frequency Output scheme	54
Figure 7-6 Setting and Reading the Time	55
Figure 7-7 Access time for Read/Write Operations	55
Figure 7-8 EEbusy bit	58
Figure 7-9 Interrupt Scheme (Part 1)	61
Figure 7-10 Interrupt Scheme (Part 2)	62
Figure 7-11 Periodic Countdown Timer Interrupt	64
Figure 7-12 Periodic Countdown Timer Interrupt	66
Figure 7-13 Periodic Countdown Timer Interrupt, countdown starting synchronization	66
Figure 7-14 Periodic Time Update Interrupt	68
Figure 7-15 Alarm Interrupt	70
Figure 7-16 External Event	73
Figure 7-17 External Event function, No filtering example, EIE = 1	75
Figure 7-18 External Event function, with Filtering example, EIE = 1	75
Figure 7-19 Automatic Backup Switchover	77
Figure 7-20 Power On Reset Interrupt	79
Figure 7-21 Time Stamp Scheme	82
Figure 7-22 Unix Time Counter	84
Figure 7-23 Reset bit Function	85
Figure 7-24 User Programmable Password Flowchart	88
Figure 7-25 I ² C Bit Transfer	89
Figure 7-26 I ² C Start and Stop Conditions	89
Figure 7-27 I ² C System Configuration	90
Figure 7-28 I ² C Acknowledge	91
Figure 7-29 I ² C Write Operation	92
Figure 7-30 I ² C Master reads data from slave EM3028 at specific address	93
Figure 7-31 I ² C Master reads data from slave EM3028 immediately after first byte	93
Figure 8-1 Example of Application	95
Figure 10-1 C7 Package Outline Drawing	97
Figure 10-2 C7 Package Thermal Relief	97



LIST OF TABLES

Table 1 Pin Out description	12
Table 2 Absolute maximum ratings	14
Table 3 Operating Parameters, supplies	15
Table 4 Operating Parameters, continued	16
Table 5 Operating Parameters, Oscillator	17
Table 6 Power-On Electrical Parameters	18
Table 7 Operating Parameters, I ² C	19
Table 8 Seconds (0x00h)	20
Table 9 Minutes (0x01h).	20
Table 10 Hours (0x02h).	20
Table 11 Weekday (0x03h)	21
Table 12 Date (0x04h)	21
Table 13 Month (0x05h)	22
Table 14 Year (0x06h)	22
Table 15 Minutes Alarm (0x07h).	23
Table 16 Hours Alarm (0x08h)	23
Table 17 Weekday/Date Alarm (0x09h)	24
Table 18 Timer Value 0 (0x0Ah).	25
Table 19 Timer Value 1 (0x0Bh).	25
Table 20 Timer Status 0 (0x0Ch)	26
Table 21 Timer Status 1 shadow (0x0Dh)	26
Table 22 Status (0x0Eh).	27
Table 23 Control 1 (0x0Fh)	28
Table 24 Control 2 (0x10h).	29
Table 25 GP bits (0x11h).	30
Table 26 Clock Interrupt Mask (0x12h).	30
Table 27 Event Control (0x13h).	31
Table 28 Count TS (0x14h)	32
Table 29 Seconds TS (0x15h).	32
Table 30 Minutes TS (0x16h)	32
Table 31 Hours TS (0x17h)	33
Table 32 Date TS (0x18h)	33
Table 33 Month TS (0x19h).	34
Table 34 Year TS (0x1Ah).	34
Table 35 UNIX Time 0 (0x1Bh).	35
Table 36 UNIX Time 1 (0x1Ch)	35
Table 37 UNIX Time 2 (0x1Dh)	35
Table 38 UNIX Time 3 (0x1Eh).	35
Table 39 User RAM 1 (0x1Fh)	36
Table 40 User RAM 2 (0x20h)	36
Table 41 Password 0 (0x21h)	37
Table 42 Password 1 (0x22h)	37
Table 43 Password 2 (0x23h)	37



Table 44 Password 3 (0x24h)	37
Table 45 EEPROM Address (0x25h)	38
Table 46 EEPROM Data (0x26h)	38
Table 47 EEPROM Commands (0x27h)	38
Table 48 ID Register (0x28h)	39
Table 49 EEPROM Reserved (0x2Bh)	39
Table 50 EEPROM Password Enable (0x30h)	39
Table 51 EEPROM Password 0 (0x31h)	40
Table 52 EEPROM Password 1 (0x32h)	40
Table 53 EEPROM Password 2 (0x33h)	40
Table 54 EEPROM Password 3 (0x34h)	40
Table 55 EEPROM CLKOUT Register (0x35h).	41
Table 56 EEPROM Offset (0x36h)	42
Table 57 EEPROM Backup Register (0x37h).	43
Table 58 EEOffset Value (0x36h. 0x37h)	44
Table 59 User EEPROM (0x00h to 2Ah).	44
Table 60 Manufacturer EEPROM (0x2Ch to 2Fh and 38h to 3Fh).	44
Table 61 Reset Values; RAM (00h to 3Fh).	45
Table 62 Configuration EEPROM (0x2Bh and 0x30h to 37h).	46
Table 63 Default values: User EEPROM (0x00h to 2Ah)	46
Table 64 Default values: Manufacturer EEPROM (0x2Ch to 2Fh and 38h to 3Fh)	46
Table 65 CLKOUT Frequency Selection	52
Table 66 Timer, Countdown Period	65
Table 67 Timer, First Period Duration	67
Table 68 Alarm Interrupt	71
Table 69 I ² C Slave Address	92
Table 70 Component list	95
Table 71 Ordering Information	96



1. PRODUCT DESCRIPTION

The EM3028-C7 is an extreme-low power CMOS based Real-Time-Clock Module with embedded 32.768 kHz Crystal. It includes an Automatic Backup switchover function with a Trickle charger where the interrupt output on $\overline{\text{INT}}$ pin is also working in V_{BACKUP} Power state. The clock output on CLKOUT pin can be enabled normally via command over interface or can be interrupt driven and synchronized clock output enable/disable on CLKOUT pin can be freely selected. The configuration registers are stored permanently in non-volatile EEPROM and mirrored in RAM in order that the RTC module is still configured correctly even after power down. For safety against inadvertent change the time registers and configuration registers can be protected by a User Programmable Password. Additionally, there is an EEOffset value customer use for aging correction.

The EM3028-C7 provides standard Clock & Calendar function including seconds, minutes, hours (12 or 24 h), weekdays, date, months, years (with leap year correction) and interrupt functions for an External Event, Periodic Countdown Timer, Periodic Time Update and Alarm. All is accessible via I²C-bus (2-wire Interface). The interrupt functions and the Time Stamp of the External Event function are also working in V_{BACKUP} Power state. Beside the standard RTC functions a 32 bit UNIX Time counter and 43 Bytes of non-volatile User Memory EEPROM and 2 Bytes of User RAM are provided. A further Byte can be used as User RAM when the Periodic Countdown Timer is not used (Timer Value register 0Ah) and a further Byte when the Alarm function is not used (Alarm register 07h).

The registers are accessed by selecting a register address and then performing read or write operations. Multiple reads or writes may be executed in a single access, with the address automatically incrementing after each byte. When address is automatically incremented, wrap around occurs from address 3Fh to address 00h (see figure below). All registers are designed as addressable 8-bit registers despite the fact that not all registers and bits are implemented (reserved).

1.1. BLOCK DIAGRAM




Figure 1-1 EM3028 Block Diagram



1.2. OPERATING MODES

The registers are accessed by selecting a register address and then performing read or write operations. Multiple reads or writes may be executed in a single access, with the address automatically incrementing after each byte. When address is automatically incremented, wrap around occurs from address 3Fh to address 00h (see Figure 1-2 Address register auto-increment). All registers are designed as addressable 8-bit registers despite the fact that not all registers and bits are implemented (reserved).




Figure 1-2 Address register auto-increment

1.2.1. DEVICE PROTECTION




Figure 1-3 Device Diode Protection Diagram

1.2.2. REGISTER ORGANIZATION

- RAM Registers at addresses 00h to 28h are accessed by selecting a register address and then performing read or write operations. Multiple reads or writes may be executed in a single access, with the address automatically incrementing after each byte.
- The Configuration Registers at addresses 2Bh and 30h to 37h are memorized in EEPROM and mirrored in
- There are 43 bytes of non-volatile user memory EEPROM at addresses 00h to 2Ah for general use.

The following tables summarize the function of each register.



1.2.3. REGISTER CONVENTIONS

The conventions in this table serve as a key for the register overview and individual register diagrams:

Convention (Conv.)	Description
R	Read only. Writing to this register has no effect.
W	Write only. Returns 0 when read.
R/WP	Read: Always readable. Write: Can be write-protected by password.
WP	Write only. It can be write-protected by password.
Prot.	Protected. Not readable, but normal address pointer incrementing.

1.2.4. REGISTER OVERVIEW

After reset, all registers are set according to Table in section Register Reset Values Summary.

Register Definitions; RAM, Address 00h to 3Fh:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	Seconds	R/WP	0	40	20	10	8	4	2	1
01h	Minutes	R/WP	0	40	20	10	8	4	2	1
004	Hours (24 hour)	DAVD	_	_	20	10	8	4	2	1
02h	Hours (12 hour)	R/WP	0	0	AMPM	10	8	4	2	1
03h	Weekday	R/WP	0	0	0	0	0	4	2	1
04h	Date	R/WP	0	0	20	10	8	4	2	1
05h	Month	R/WP	0	0	0	10	8	4	2	1
06h	Year	R/WP	80	40	20	10	8	4	2	1
07h	Minutes Alarm	R/WP	AE_M	40	20	10	8	4	2	1
08h	Hours Alarm (24h)	R/WP	AE_H	0	20	10	8	4	2	1
Voli	Hours Alarm (12h)	RVVP	AE_H	0	AMPM	10	8	4	2	1
09h	Weekday Alarm	R/WP	AE_WD	0	0	0	0	4	2	1
0911	Date Alarm	R/VVF	AE_WD	0	20	10	8	4	2	1
0Ah	Timer Value 0	R/WP	128	64	32	16	8	4	2	1
0Bh	Timer Value 1	R/WP	0	0	0	0	2048	1024	512	256
0Ch	Timer Status 0	R	128	64	32	16	8	4	2	1
0Dh	Timer Status 1 shadow	R	0	0	0	0	2048	1024	512	256
0Eh	Status	R/WP	EEbusy	CLKF	BSF	UF	TF	AF	EVF	PORF
0Fh	Control 1	R/WP	TRPT	-	WADA	USEL	EERD	TE		D
10h	Control 2	R/WP	TSE	CLKIE	UIE	TIE	AIE	EIE	12_24	RESET
11h	GP Bits	R/WP	-	GP6	GP5	GP4	GP3	GP2	GP1	GP0
12h	Clock Int. Mask	R/WP	-	-	-	-	CEIE	CAIE	CTIE	CUIE
13h	Event Control	R/WP	0	EHL	E	T	0	TSR	TSOW	TSS
14h	Count TS	R	128	64	32	16	8	4	2	1
15h	Seconds TS	R	0	40	20	10	8	4	2	1
16h	Minutes TS	R	0	40	20	10	8	4	2	1
17h	Hours TS	R	0	0	20	10	8	4	2	1
			Ŭ		AMPM	10	8	4	2	1
18h	Date TS	R	0	0	20	10	8	4	2	1
19h	Month TS	R	0	0	0	10	8	4	2	1
1Ah	Year TS	R	80	40	20	10	8	4	2	1
1Bh	UNIX Time 0	R/WP					0 [7:0]			
1Ch	UNIX Time 1	R/WP				UNIX	1 [15:8]			
1Dh	UNIX Time 2	R/WP					[23:16]			
1Eh	UNIX Time 3	R/WP				UNIX 3	[31:24]			
1Fh	User RAM 1	R/WP					1 data			
20h	User RAM 2	R/WP					2 data			
21h	Password 0	W				PW (7:0]			
22h	Password 1	W				PW 1	[15:8]			
23h	Password 2	W				PW 2	[23:16]			



Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
24h	Password 3	W	PW 3 [31:24]							
25h	EEPROM Addr.	R/WP	EEaddr							
26h	EEPROM Data	R/WP	EEdata							
27h	EEPROM Com.	WP	EEcmd							
28h	ID	R		Н	D			V	ID	
29h and 2Ah	Non-existing			Non-exis	ing RAM a	ddress (will	be skipped	d by addres	s pointer)	
2Ch to 2Fh	RESERVED	Prot.	F	RESERVED	(not reada	ble, but no	rmal addres	ss pointer ir	crementing	1)
38h to 3Fh	RESERVED	Prot.	RESERVED (not readable, but normal address pointer incrementing)							
Read only. Alwa Bit not implement	ays 0.	when reac								

Register Definitions; Configuration EEPROM with RAM mirror, Address 2Bh and 30h to 37h:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
2Bh	EEPROM RESERVED	R/WP	RESERVED (Must not be overwritten)								
30h	EEPROM PW Enable	R/WP		EEPWE							
31h	EEPROM Password 0	WP		EEPW 0 [7:0]							
32h	EEPROM Password 1	WP	EEPW 1 [15:8]								
33h	EEPROM Password 2	WP	EEPW 2 [23:16]								
34h	EEPROM Password 3	WP				EEPW 3	3 [31:24]				
35h	EEPROM Clkout	R/WP	CLKOE	CLKSY	-	-	PORIE		FD		
36h	EEPROM Offset	R/WP		EEOffset [8:1]							
37h	EEPROM Backup	R/WP	EEOffs et [0]	BSIE	TCE	FEDE	BS	SM	TC	CR	
it not impleme	nted. Will return a 0 w	hen read	l.								

Register Definitions; User EEPROM, Address 00h to 2Ah:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h to 2Ah	User EEPROM (43 Bytes)	R/WP			43 Bytes	of non-vol	atile User E	EPROM		

Register Definitions; Manufacturer EEPROM, Address 2Ch to 2Fh and 38h to 3Fh:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2Ch to 2Fh	EEPROM RESERVED	Prot.	RESERVED							
38h to 3Fh	EEPROM RESERVED	Prot.				RESE	RVED			



2. PIN DESCRIPTION

	PIN	I/O ⁻	ГҮРЕ	DESCRIPTION
NO.	NAME	DIRECTION	SUPPLY	
1	CLKOUT	0	V_{DD}	Clock Output; push-pull; Normal and Interrupt driven clock output can be activated concurrently.
				 Normal clock output is controlled by the CLKOE bit. When CLKOE is set to 1 (default), the CLKOUT pin drives the square wave on the CLKOUT pin. When CLKOE bit is set to 0, the CLKOUT pin is LOW.
				 Interrupt driven clock output is controlled by an interrupt event. When CLKIE is set to 1 the occurrence of the interrupt selected in the Clock Interrupt Mask Register (12h) allows the square wave output on the CLKOUT pin. Writing 0 to CLKIE will disable new interrupts from driving square wave on CLKOUT. When CLKF flag is cleared, the CLKOUT pin is LOW.
				Depending of the settings in the XO field, the CLKOUT pin can drive the square wave of 32.768 kHz (default), 8192 Hz, 1024 Hz, 64 Hz, 32 Hz or 1 Hz, or the predefined periodic countdown timer interrupt. When XO field is 111 the CLKOUT pin is LOW.
				When CLKSY bit set to 1, the enabling and disabling of the clock output is synchronized. CLKSY has no effect on the timer interrupt signal.
				In V _{BACKUP} Power state, the CLKOUT pin is LOW.
2	ĪNT	0	V _{DD} or V _{BACKUP}	Interrupt Output; open-drain; active LOW; requires pull-up resistor; used to output Periodic Countdown Timer, Periodic Time Update, Alarm, External Event, Automatic Backup Switchover and Power On Reset Interrupt signals. Interrupt output also in VBACKUP Power state.
3	SCL	I	V_{DD}	$\rm I^2C$ Serial Clock Input; requires pull-up resistor. In $\rm V_{BACKUP}$ Power state, the SCL pin is disabled.
4	SDA	I/O	V_{DD}	$\rm I^2C$ Serial Data Input-Output; open-drain; requires pull-up resistor. In $\rm V_{BACKUP}$ Power state, the SDA pin is disabled (high impedance).
5	Vss		Vss	Ground
6	V _{BACKUP}			Battery Supply Voltage. When the backup switchover function is not needed, V_{BACKUP} must be tied to V_{SS} with a 10 k Ω resistor.
7	V_{DD}			Positive power supply
8	EVI	I	V _{DD} or VBACKUP	External Event Input; used for interrupt generation, interrupt driven clock output and time stamp function. Remains active also in VBACKUP Power state. This pin should not be left floating.

Table 1 Pin Out description

3. HANDLING PROCEDURES

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the voltage range. Unused inputs must always be tied to a defined logic voltage level.



4. PACKAGE / PIN OUT / MARKING




Figure 4-1 8 ld C7




Figure 4-2 Package marking



5. ELECTRICAL SPECIFICATIONS

5.1. ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings according to IEC 60134:

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V _{DD}	Power Supply Voltage		-0.3	6.0	V
Vı	Input voltage	Input Pin	-0.3	V _{DD} +0.3	V
Vo	Output voltage	Output Pin	-0.3	V _{DD} +0.3	V
lı	Input current		-10	10	mA
lo	Output current		-10	10	mA
VESD	ESD Voltage	HBM ⁽¹⁾		±2000	V
ILU	Latch-up Current	Jedec ⁽²⁾		±100	mA
Topr	Operating Temperature		-40	85	°C
T _{STO}	Storage Temperature		-55	125	°C
ТРЕАК	Maximum reflow condition	JEDEC J-STD-020C		265	°C

⁽¹⁾ HBM: Human Body Model, according to JESD22-A114.

Table 2 Absolute maximum ratings

Stresses above these listed maximum ratings may cause permanent damages to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

 $^{^{(2)}}$ Latch-up testing, according to JESD78., Class I (room temperature), level A (100 mA)



5.2. OPERATING PARAMETERS


For this Table, Ta = -40 °C to +85 °C unless otherwise indicated. VDD = 1.2 to 5.5 V, TYP values at 25 °C and 3.0 V. Operating Parameters:

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supplies						
		Time-keeping mode ⁽¹⁾	1.1		5.5	
V_{DD}	Power Supply Voltage	I ² C-bus (100 kHz)	1.2		5.5	V
		I ² C-bus (400 kHz)	2.0		5.5	
V_{BACKUP}	Backup Supply Voltage		1.1		5.5	V
V _{DD} supply current		$V_{DD} = 1.1 V^{(2)}$		40	300	
I_{VDD}	timekeeping I ² C-bus inactive, CLKOUT	$V_{DD} = 3.0 V^{(2)}$		40	330	nA
disabled, average current	$V_{DD} = 5.0 V^{(2)}$		40	400		
	V _{DD} supply current during	$V_{DD} = 1.2 \text{ V, SCL} = 100 \text{ kHz}^{(3)}$		2	15	
L	I ² C burst read/write,	$V_{DD} = 3.0 \text{ V}, \text{SCL} = 400 \text{ kHz}^{(3)}$		5	40	μΑ
	disabled	$V_{DD} = 5.0 \text{ V, SCL} = 400 \text{ kHz}^{(3)}$		7	60	
I _{VDD:LEVEL}	V _{DD} supply current in level switching mode I ² C-bus inactive, CLKOUT disabled	V _{DD} = 3.0 V		115	180	nA
I _{VDD:DIRECT}	V _{DD} supply current in direct switching mode I ² C-bus inactive, CLKOUT disabled	V _{DD} = 3.0 V		95	150	nA
$\Delta I_{\text{VDD:CK32}}$		$V_{DD} = 3.0 \text{ V}, F_{CLKOUT} = 32.768 \text{ kHz}, C_L = 10$ pF		1		μA
ΔI _{VDD:CK1024}	Additional V _{DD} supply current ⁽⁴⁾	$V_{DD} = 3.0 \text{ V}, F_{CLKOUT} = 1024 \text{ Hz},$ $C_L = 10 \text{ pF}$		30		nA
ΔI _{VDD:CK1}		$V_{DD} = 3.0 \text{ V}, F_{CLKOUT} = 1 \text{ Hz},$ $C_L = 10 \text{ pF}$		0.03		nA

⁽¹⁾ Clocks operating and RAM registers retained.

Table 3 Operating Parameters, supplies

Typical characteristics in direct switching mode: I_{VDD:DIRECT} @ V_{DD} = 2.1 V and I_{VBACKUP} vs. V_{BACKUP}, T_A = 25°C,



⁽²⁾ All inputs and outputs are at 0 V or V_{DD} .

^{(3) 2.2}k pull-up resistors on SCL/SDA, excluding external peripherals and pull-up resistor current. All other inputs (besides SDA and SCL) are at 0 V or VDD. Test conditions: Continuous burst read/write, 55h data pattern, 25 µs between each data byte, 20 pF load on each bus pin.

⁽⁴⁾ When CLKOUT is enabled the additional V_{DD} supply current ΔI_{VDD} can be calculated as follows: $\Delta I_{VDD} = C_L \times V_{DD} \times CLKOUT$, e.g. $\Delta I_{VDD} = 10$ pF x 3.0 V x 32'768 Hz = 980 nA ≈ 1 μA



For this Table, $TA = -40 \,^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$ unless otherwise indicated. VDD = 1.2 to 5.5 V, TYP values at 25 $^{\circ}\text{C}$ and 3.0 V.

Operating Parameters (continued):

ameters (continued):						
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
LOW level input voltage	V _{DD} = 1.1 V to 5.5 V			$0.2 V_{DD}$	V	
HIGH level input voltage	Pins: SCL, SDA, EVI	$0.8~V_{DD}$			V	
Input leakage current	$V_{SS} \le V_I \le V_{DD}$	-0.5		0.5	μΑ	
Input capacitance	$V_{DD} = 3.0 \text{ V}, T_A = 25^{\circ}\text{C}$ f = 1MHz			7	pF	
	V _{DD} = 1.1 V, I _{OL} = -0.1 mA			0.1		
, ,	V _{DD} = 3.0 V, I _{OL} = -1.0 mA			0.3	V	
CLROUT	V _{DD} = 5.0 V, I _{OL} = -1.0 mA			0.5		
	V _{DD} = 1.1 V, I _{OH} = 0.1 mA	1.0				
	V _{DD} = 3.0 V, I _{OH} = 1.0 mA	2.7			V	
CLKOUT	V _{DD} = 5.0 V, I _{OH} = 1.0 mA	4.5			1	
	$V_{DD} = 1.2 \text{ V}, I_{OL} = -0.5 \text{ mA}$			0.4		
	$V_{DD} = 3.0 \text{ V}, I_{OL} = -3.0 \text{ mA}$			0.4	V	
PINS. SDA, INT	$V_{DD} = 5.0 \text{ V}, I_{OL} = -3.0 \text{ mA}$			0.3		
Output leakage current	V _O = V _{DD} or V _{SS}	-0.5		0.5	μA	
Output capacitance	V _{DD} = 3.0 V, T _A = 25°C			7	pF	
eset	, · · · · · · · · · · · · · · · · · · ·					
		0.75	0.8	0.85	V	
I.			ı			
		2	3	4		
1	VDD = 5.0 V VBACKUB = 3.0 V	4.5	5.5	6.25		
Current limiting resistors	including internal schottky diode	7.5	9.3	11.6	kΩ	
		12.5	15.7	47.4		
		12.5	10.7	17.4		
<u> </u>		12.5	15.7	17.4		
Switchover hysteresis in	V _{DD} with respect to V _{BACKUP} = 3.0	12.5	60	17.4	Mv	
direct switching mode Backup switchover threshold	V, T _{OPR} = -40°C to +85°C	1.8		2.2	Mv	
direct switching mode Backup switchover threshold voltage	V , T_{OPR} = -40°C to +85°C Relative to V_{DD}		60			
direct switching mode Backup switchover threshold	V, T _{OPR} = -40°C to +85°C		60			
direct switching mode Backup switchover threshold voltage Switchover hysteresis in	V , $T_{OPR} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Relative to V_{DD} V_{DD} with respect to $V_{BACKUP} = 3.0$		60 2.0		V	
direct switching mode Backup switchover threshold voltage Switchover hysteresis in level switching mode	V , $T_{OPR} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Relative to V_{DD} V_{DD} with respect to $V_{BACKUP} = 3.0$		60 2.0		V	
direct switching mode Backup switchover threshold voltage Switchover hysteresis in level switching mode aracteristics	V , $T_{OPR} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Relative to V_{DD} V_{DD} with respect to $V_{BACKUP} = 3.0$	1.8	60 2.0		V Mv	
direct switching mode Backup switchover threshold voltage Switchover hysteresis in level switching mode aracteristics Read voltage Programming voltage Write voltage,	V , $T_{OPR} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Relative to V_{DD} V_{DD} with respect to $V_{BACKUP} = 3.0$	1.8	60 2.0		V	
direct switching mode Backup switchover threshold voltage Switchover hysteresis in level switching mode aracteristics Read voltage Programming voltage	V , $T_{OPR} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ Relative to V_{DD} V_{DD} with respect to $V_{BACKUP} = 3.0$	1.8 1.1 1.5	60 2.0		V Mv	
	HIGH level input voltage Input leakage current Input capacitance LOW level output voltage CLKOUT HIGH level output voltage CLKOUT LOW level output voltage Pins: SDA, INT Output leakage current	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c } \hline LOW level input voltage & V_{DD} = 1.1 \ V to 5.5 \ V \\ \hline HIGH level input voltage & Pins: SCL, SDA, EVI & 0.8 \ V_{DD} \\ \hline Input leakage current & V_{SS} \le V_I \le V_{DD} & -0.5 \\ \hline Input capacitance & V_{DD} = 3.0 \ V, T_A = 25 \ C \\ \hline Input capacitance & V_{DD} = 1.1 \ V, I_{OL} = -0.1 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -1.0 \ mA \\ \hline V_{DD} = 5.0 \ V, I_{OL} = -1.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -1.0 \ mA \\ \hline V_{DD} = 1.1 \ V, I_{OH} = 0.1 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OH} = 1.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OH} = 1.0 \ mA \\ \hline V_{DD} = 5.0 \ V, I_{OL} = -0.5 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 5.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 5.0 \ V, V_{DD} = 3.0 \ V, I_{OL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{DL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{DL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{DL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{DL} = -3.0 \ mA \\ \hline V_{DD} = 3.0 \ V, I_{DL} = -3.0 \ m$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		

Table 4 Operating Parameters, continued



5.3. OSCILLATOR PARAMETERS

For this Table, $T_A = -40$ °C to +85 °C unless otherwise indicated. VDD = 1.2 to 5.5 V, TYP values at 25 °C and 3.0 V.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
Xtal General							
F	Crystal Frequency			32.768		kHz	
t _{START}	Oscillator start-up time at V _{DD} = 3.0 V	T _A = 25°C		0.5	1 3	s	
V _{START}	Oscillator start-up voltage		1.3			V	
Δf/V	Frequency vs. voltage characteristics	V _{DD} = 1.1 V to 5.5 V T _A = 25°C		0.5	1	ppm/V	
V	V riging alow rate	$V_{DD} = 1.1 \text{ V to } 3.6 \text{ V}$			2.5		
V_{DDR}	V _{DD} rising slew rate	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$			3.8	V/ms	
V_{DDF}	V _{DD} falling slew rate	V _{DD} = 5.5 V to 1.1 V		2.2			
δ_{CLKOUT}	CLKOUT duty cycle				%		
Xtal Frequency C	haracteristics						
ΔF/F	Frequency accuracy	T _A = 25°C		±5		ppm	
ΔF/F _{TOPR}	Frequency vs. temperature characteristics	T_{OPR} = -40°C to +85°C V_{DD} = 3.0 V	-0.035 ^{pp}	$^{\text{om}}/_{^{\circ}\text{C}}^{^{2}} (T_{\text{OPR}}-T_{0})$)² ±10%	ppm	
T ₀	Turnover temperature			+25 ±5		°C	
ΔF/F	Aging first year max.	$T_A = 25^{\circ}C, V_{DD} = 3.0 V$			±3	ppm	
Frequency Offset	Correction						
Δt/t	OFFSET correction: Min. corr. step (LSB) and Max. corr. range	T _A = -40°C to +85°C	±0.954		+243.2/ -244.1	ppm	
Δt/t	Achievable time accuracy	Calibrated at an initial temperature and voltage	-0.48		+0.48	ppm	

Table 5 Operating Parameters, Oscillator

5.3.1. XTAL FREQUENCY VS. TEMPERATURE CHARACTERISTICS





Figure 5-1 Xtal Frequency Characteristics



5.4. POWER-ON AC ELECTRICAL CHARACTERISTICS

The following Figure describes the power on AC electrical characteristics for the CLKOUT pin. The clock output signal on CLKOUT pin is enabled by the CLKOE bit (EEPROM 35h), see also Use of the Configuration EEPROM WITH RAM MIRROR Registers.

Power-On AC Electrical Characteristics:



- 1 Regardless of the state of bit CLKOE, the CLKOUT pin is driving the frequency selected by the FD field (EEPROM 35h) after the start-up time tstart = 0.5 s (CLKOUT can also be LOW, when selecting FD = 111).
- If the CLKOE bit (EEPROM 35h) was set to 0 beforehand (in EEPROM), the CLKOE bit in the RAM is set to 0 after the start-up time tstart = 0.5 s and the first refreshment time $t_{REFR} = \sim 66$ ms, and the CLKOUT signal goes LOW. Or else, if the CLKOE bit (EEPROM 35h) was set to 1 beforehand (in EEPROM), the CLKOE bit in the RAM is set to 1 after the start-up time $t_{REFR} = \sim 66$ ms, and the CLKOUT pin is driving the frequency selected by the FD field.

Figure 5-2 Power-On, AC Characteritics

For this Table, Ta = -40 $^{\circ}$ C to +85 $^{\circ}$ C and V_{DD} = 1.2 to 5.5 V, TYP values at 25 $^{\circ}$ C and 3.0 V.

Power On AC Electrical Parameters:

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V _{DDR1}	V _{DD} rising slew rate at initial power on reset (POR)	OLKOUT anablad	0.1		1	V/ms
t _{START}	Oscillator start-up time at V _{DD} = 3.0 V	CLKOUT enabled (CLKOE = 1)		0.5	3	S
t _{REFR}	First refreshment time			66		ms

Table 6 Power-On Electrical Parameters



5.5. I²C-BUS CHARACTERISTICS

The following Figure and Table describe the I²C AC electrical parameters.

I²C AC Parameter Definitions:




Figure 5-3 I²C Parameter definitions

For the following Table, T_A = -40 $^{\circ}C$ to 85 $^{\circ}C,$ TYP values at 25 $^{\circ}C.$ I^2C AC Electrical Parameters:

SYMBOL	PARAMETER	Conditions	MIN	TYP	MAX	UNIT		
f	CCL input aloak fraguancy	V _{DD} ≥ 1.2 V	0		100	Id Lie		
f SCL	SCL input clock frequency	V _{DD} ≥ 2.0 V	0		400	kHz		
t	Low paried of SCL plack	V _{DD} ≥ 1.2 V	4.7					
t _{LOW}	Low period of SCL clock	V _{DD} ≥ 2.0 V	1.3			μs		
tніgн	High period of SCL clock	V _{DD} ≥ 1.2 V	4.0			116		
LHIGH	High period of SCL clock	V _{DD} ≥ 2.0 V	0.6			μs		
t _{RISE}	Rise time of SDA and SCL	V _{DD} ≥ 1.2 V			1000	ns		
IRISE	Rise time of SDA and SCL	V _{DD} ≥ 2.0 V			300	115		
t _{FALL}	Fall time of SDA and SCL	V _{DD} ≥ 1.2 V			300	ns		
LFALL	Fall time of SDA and SCE	V _{DD} ≥ 2.0 V			300	115		
4	START condition hold time	V _{DD} ≥ 1.2 V	4.0					
thd:sta	START condition floid time	V _{DD} ≥ 2.0 V	0.6			μs		
touroza	START condition setup time	V _{DD} ≥ 1.2 V	4.7					
tsu:sta	START condition setup time	V _{DD} ≥ 2.0 V	0.6			μs		
tourne	SDA setup time	V _{DD} ≥ 1.2 V	250			ns		
tsu:dat	SDA setup time	V _{DD} ≥ 2.0 V	100			115		
t _{HD:DAT}	SDA hold time	V _{DD} ≥ 1.2 V	0			116		
THD:DAT	SDA Hold tillle	V _{DD} ≥ 2.0 V	0			μs		
t _{su:sto}	STOP condition setup time	V _{DD} ≥ 1.2 V	4.0		•	lie.		
L SU:S10	3101 condition setup time	V _{DD} ≥ 2.0 V	0.6		·	μs		
t BUF	Bus free time before a new transmission	V _{DD} ≥ 1.2 V	4.7			lie.		
rrn	Dus nee time before a new transmission	V _{DD} ≥ 2.0 V	1.3		<u> </u>	μs		
S = Start co	ondition, Sr = Repeated Start condition,	P = Stop con	dition	•	•			

Table 7 Operating Parameters, I²C

Caution:

When accessing the EM3028-C7, all communication from transmitting the Start condition to transmitting the Stop condition after access should be completed within 950 ms.

If such communication requires 950 ms or longer, the I²C bus interface is reset by the internal bus timeout function.



6. PRODUCT CONFIGURATION

6.1. CLOCK REGISTERS

6:0

Minutes

00h – Seconds. This register holds the count of seconds, in two binary coded decimal (BCD) digits. Values will be from 00 to 59. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h	Seconds	R/WP	0	40	20	10	8	4	2	1
OUII	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value	e Description						
7	0		0	Read only. Al	ways 0.					
6:0	Seconds		00 to 59	Holds the count of seconds, coded in BCD format. When 1 is written to the RESET bit the Seconds register value remains unchang					unchanged.	

Table 8 Seconds (0x00h).

01h – Minutes. This register holds the count of minutes, in two binary coded decimal (BCD) digits. Values will be from 00 to 59. Read: Always readable. Write: Can be write-protected by password.

TOTTI OU LO	off to to 59. Nead. Always readable. Write: Can be write-protected by password.										
Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
01h	Minutes	R/WP	0	40	20	10	8	4	2	1	
UIII	Reset		0	0	0	0	0	0	0	0	
Bit	Symbol	Value	Description								
7	0	0	Read only. Always 0.								

Table 9 Minutes (0x01h).

00 to 59 Holds the count of minutes, coded in BCD format.

02h – Hours. This register holds the count of hours, in two binary coded decimal (BCD) digits. If the 12_24 bit is cleared (default) (see **Configuration Registers**, 10h – Control 2) the values will be from 0 to 23. If the 12_24 bit is set, the hour values will range from 1 to 12 and the AMPM bit will be 0 for AM hours and 1 for PM hours. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Hours (24 hour mode) – default value	R/WP	0	0	20	10	8	4	2	1
02h	Hours (12 hour mode)				AMPM	10	8	4	2	1
	Reset	0	0	0	0	0	0	0	0	

Hours (24 l	Hours (24 hour mode), 12_24 = 0 – default value								
Bit	Symbol	Value	Description						
7:6	0	0	Read only. Always 0.						
5:0	Hours (24 hour mode) – default value	0 to 23	Holds the count of hours, coded in BCD format.						

Hours (12 l	hour mode), 12_24 = 1		
Bit	Symbol	Value	Description
7:6	0	0	Read only. Always 0.
5	AMPM	0	AM hours.
3	AWEW	1	PM hours.
4:0	Hours (12 hour mode)	1 to 12	Holds the count of hours, coded in BCD format.

Table 10 Hours (0x02h).



6.2. CALENDAR REGISTERS

03h – Weekday. This register holds the current day of the week. Each value represents one weekday that is assigned by the user. Values will range from 0 to 6. Read: Always readable. Write: Can be write-protected by password.

by the use	er. Values will range fi	rom u to	o. Read:	Always rea	adabie, v	ville. Car	i be write-	protected	a by passi	word.			
Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
03h	Weekday	R/WP	0	0	0	0	0	4	2	1			
USII	Reset		0	0	0	0	0	0	0	0			
Bit	Symbol		Value	Description									
7:3	0		0	Read only.	Always 0								
2:0	Weekday		0 to 6	Holds the v	veekday c	ounter val	ue.						
Weekday			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Weekday	1 – Default value							0	0	0			
Weekday	2							0	0	1			
Weekday 3	}		0	0	0	0	0	0	1	0			
Weekday 4	,		U		U	U	U	0	1	1			
Weekday 5	Veekday 5							1	0	0			
Weekday 6	√eekday 6							1	0	1			
	eekday 7							1		0			

Table 11 Weekday (0x03h).

04h – Date. This register holds the current day of the month, in two binary coded decimal (BCD) digits. Values will range from 01 to 31. Leap years are correctly handled from 2000 to 2099. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
04h	Date	R/WP	0	0	20	10	8	4	2	1	
0411	Reset		0	0	0	0	0	0	0	1	
Bit	Symbol		Value				Description				
7:6	0		0	Read only. Always 0.							
5:0	Date		01 to 31	Holds the current date of the month, coded in BCD format. – Default value = 01							

Table 12 Date (0x04h).



05h – Month. This register holds the current month, in two binary coded decimal (BCD) digits. Values will range from 01 to 12. Read: Always readable. Write: Can be write-protected by password.

	Read: Always readab					_						
Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
05h	Month	R/WP	0	0	0	10	8	4	2	1		
0311	Reset		0	0	0	0	0	0	0	1		
Bit	Symbol		Value			1	Description					
7:5	0		0	Read only. A	Always 0.							
4:0	Month		01 to 12	1 to 12 Holds the current month, coded in BCD format.								
Months			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
January –	Default value				0	0	0	0	1			
February						0	0	0	1	0		
March						0	0	0	1	1		
April						0	0	1	0	0		
Мау						0	0	1	0	1		
June			0	0	0	0	0	1	1	0		
July			ŭ	Ĭ	Ü	0	0	1	1	1		
August						0	1	0	0	0		
September	September		1			0	1	0	0	1		
October	October					1	0	0	0	0		
November	lovember					1	0	0	0	1		
December	ecember					1	0	0	1	0		

Table 13 Month (0x05h).

06h – Year. This register holds the current year, in two binary coded decimal (BCD) digits. Values will range from 00 to 99. Leap years are correctly handled from 2000 to 2099. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
06h	Year	R/WP	80	40	20	10	8	4	2	1	
0611	Reset		0	0	0	0	0	0	0	0	
Bit	Symbol		Value	Description							
7:0	Year		00 to 99	Holds the current year, coded in BCD format. – Default value = 00							

Table 14 Year (0x06h).



6.3. ALARM REGISTERS

07h – Minutes Alarm. This register holds the Minutes Alarm Enable bit AE_M and the alarm value for minutes, in two binary coded decimal (BCD) digits. Values will range from 00 to 59. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
07h	Minutes Alarm	R/WP	AE_M	40	20	10	8	4	2	1		
0711	Reset		1	0	0	0	0	0	0	0		
Bit	Symbol		Value				Description					
				Minutes Alarm Enable bit. Enables alarm together with AE_H and AE_WD (see Use of The Alarm Interrupt).								
7	AE_M		0	Minutes Alarr	n is enable	ed.						
			1	Minutes Alarm is disabled. – Default value								
6:0	Minutes Alarm		00 to 59	Holds the alarm value for minutes, coded in BCD format.								

Table 15 Minutes Alarm (0x07h).

08h – Hours Alarm. This register holds the Hours Alarm Enable bit AE_H and the alarm value for hours, in two binary coded decimal (BCD) digits. If the 12_24 bit is cleared (default value) (see **Configuration Registers**, 10h – Control 2) the values will range from 0 to 23. If the 12_24 bit is set, the hour values will be from 0 to 12 and the AMPM bit will be 0 for AM hours and 1 for PM hours. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Hours Alarm (24 hour mode) – default value	R/WP	AE H		20	10	8	4	2	1
08h	Hours Alarm (12 hour mode)		AE_H	O	AMPM	10	8	4	2	1
	Reset	1	0	0	0	0	0	0	0	

Hours Ala	rm (24 hour mode), 12_24 = 0 – default value		
Bit	Symbol	Value	Description
		Hours Ala	arm Enable bit (see Use of The Alarm Interrupt).
7	AE_H	0	Enabled
		1	Disabled – Default value
6	0	0	Read only. Always 0.
5:0	Hours Alarm (24 hour mode) – default value	0 to 23	Holds the alarm value for hours, coded in BCD format.

Hours Ala	rm(12 hour mode), 12_24 = 1						
Bit	Symbol	Value	Description				
		Hours Alarm Enable bit (see Use of The Alarm Interrupt).					
7	AE_H	0	Enabled				
			Disabled – Default value				
6	0	0	Read only. Always 0.				
5	AMPM	0	AM hours.				
5	AIVIPIVI	1	PM hours.				
4:0	Hours Alarm (12 hour mode)	1 to 12	Holds the alarm value for hours, coded in BCD format.				

Table 16 Hours Alarm (0x08h).



09h – Weekday/Date Alarm. This register holds the Weekday/Date Alarm Enable bit AE_WD. If the WADA bit is 0 (Bit 5 in Register 0Fh), it holds the alarm value for the weekday (weekdays assigned by the user), in two binary coded decimal (BCD) digits. Values will range from 0 to 6. If the WADA bit is 1, it holds the alarm value for the date, in two binary coded decimal (BCD) digits. Values will range from 01 to 31. Leap years are correctly handled from 2000 to 2099. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Weekday Alarm – default value	R/WP	AE_WD	0	0	0	0	4	2	1
09h	Date Alarm				20	10	8	4	2	1
	Reset		1	0	0	0	0	0	0	0

Bit	Symbol	Value	Description
			Date Alarm Enable bit. Enables alarm together with AE_M and AE_F of The Alarm Interrupt).
7	AE_WD	0	Enabled
		1	Disabled – Default value
6:3	0	0	Read only. Always 0.
2:0	Weekday Alarm	0 to 6	Holds the weekday alarm value, coded in BCD format.

Date Alarn	n, WADA = 1							
Bit	Symbol	Value	Description					
			Weekday/Date Alarm Enable bit. Enables alarm together with AE_M and AE_H (see Use of The Alarm Interrupt).					
7	AE_WD	0	Enabled					
		1	Disabled – Default value					
6	0	0	Read only. Always 0.					
5:0	Date Alarm	01 to 31	Holds the alarm value for the date, coded in BCD format. The Reset value 00 after POR has to be replaced by a valid value (01 to 31).					

Table 17 Weekday/Date Alarm (0x09h).



Timer Value 0

7:0

6.4. PERIODIC COUNTDOWN TIMER CONTROL REGISTERS

0Ah - Timer Value 0. This register is used to set the lower 8 bits of the Timer Value (preset value) for the Periodic Countdown Timer. This value will be reloaded into the Countdown Timer when it reaches zero if the TRPT bit is 1. This allows for periodic timer interrupts (see calculation below). Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0Ah	Timer Value 0	R/WP	128	64	32	16	8	4	2	1		
UAN	0Ah Reset		0	0	0	0	0	0	0	0		
Bit	Symbol		Value	Description								
				The Timer \	/alue for t	he Periodi	c Countdo	งก Timer	in hinary fo	ormat		

(lower 8 bit) (see Use of the Periodic Countdown Timer Interrupt). 00h to FFh When read, only the preset value is returned and not the actual value. When the Periodic Countdown Timer Interrupt function is not used, register 0Ah can be used as RAM byte.

Table 18 Timer Value 0 (0x0Ah).

0Bh - Timer Value 1. This register is used to set the upper 4 bits of the Timer Value (preset value) for the Periodic Countdown Timer. This value will be reloaded into the Countdown Timer when it reaches zero if the TRPT bit is a 1. This allows for periodic timer interrupts (see calculation below). Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Bh	Timer Value 1	R/WP	0	0	0	0	2048	1024	512	256
UDII	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description			
7:4	0		0	Read only. Al	ways 0.					
3:0	Timer Value 1		0h to Fh	The Timer Va (see the preset val					,	pper 4 bit) read, only

Table 19 Timer Value 1 (0x0Bh).

Countdown Period in seconds:

$$Countdown Period = \frac{Timer Value}{Timer Clock Frequency}$$



0Ch – Timer Status 0. This register holds the lower 8 bits of the current value of the Periodic Countdown Timer. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Ah	Timer Value 0	R/WP	128	64	32	16	8	4	2	1
UAII	Reset		0	0	0	0	0	0	0	0

Bit	Symbol	Value	Description
7:0	Timer Value 0	00h to FFh	The Timer Value for the Periodic Countdown Timer in binary format (lower 8 bit) (see Use of the Periodic Countdown Timer Interrupt). When read, only the preset value is returned and not the actual value. When the Periodic Countdown Timer Interrupt function is not used, register 0Ah can be used as RAM byte.

Table 20 Timer Status 0 (0x0Ch).

0Dh – Timer Status 1 shadow. This register holds the upper 4 bits of the current value of the Periodic Countdown Timer. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Dh	Timer Status 1	R	0	0	0	0	2048	1024	512	256
ווטט	Reset		0	0	0	0	0	0	0	0
						_				

Bit	Symbol	Value	Description
7:4	0	0	Read only. Always 0.
3:0	Timer Status 1	0h to Fh	The current value of the Periodic Countdown Timer in binary format (upper 4 bit) (see Use of the Periodic Countdown Timer Interrupt).

Table 21 Timer Status 1 shadow (0x0Dh).

When TE bit is set to 1, reading the Timer Status 0 value updates the Timer Status 1 shadow register. Reading Timer Status 1 will return the Timer Status 1 shadow register value, memorized during Timer Status 0 read. When a 0 is written to the TE bit, the Timer Status 0 and Timer Status 1 registers store the last updated value.



6.5. CONFIGURATION REGISTERS

0Eh – Status. This register is used to detect the occurrence of various interrupt events and reliability problems in internal data. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Status	R/WP	EEbusy	CLKF	BSF	UF	TF	AF	EVF	PORF	
0Eh	Reset	1 -	1 → 0	0	0	0	0	0	Х	1	
Bit	Symbol		Value				Description				
			EEPROM N	Memory Busy	y Status Bit -	- (Read Only)		M READ/WE	RITE)		
			0	The transfe					,		
7	EEbusy		1	any further At power up	commands of a refresh is	ROM is current until the currer automatically int is finished;	nt one is finish generated. T	ed. he time of th	is first refresh		
			Clock Outp	ut Interrupt F	lag (see Pr	ogrammable	Clock Output	:)			
6	CLKF		0	No event de CLKSY and		en cleared to (ettings.	the frequenc	y output will	stop dependi	ng on	
			1			ndicates the o				utput on	
			Backup Sw	itch Flag (se	e Automati	c Backup Sw	tchover Fun	ction)			
			0			letected. At po hover function					
5	BSF		1	occurred. To Power state	he value 1 c e. e EVF flag i	ndicates that a can be cleared s also set by a et to 1.	by writing a 0	to the bit if I	RTC module i	s in VDD	
			Periodic Tir	ne Update F	lag (see Pe	riodic Time	Update Inte	rrupt Funct	ion)		
			0 No event detected.								
4	UF		1			ndicates the o			ne Update Int	errupt	
			Periodic Co	ountdown Tin	ner Flag (se	e Periodic C	ountdown T	imer Interr	upt Function	n)	
3	TF		0	No event de	etected.						
			1			ndicates the o			untdown Tim	er Interrupt	
			Alarm Flag	(see Alarm	Interrupt Fu	unction)					
2	AF		0	No event de	etected.						
			1			ndicates the or		n Alarm Inte	rrupt event. T	he value 1	
			Event Flag	(see Extern			501.				
1	EVF		X	At POR, the by writing a Interrupt. At POR, EV	e default value 0 to the bit.	ue depends or At POR EHL: DW level was level was det	= 0, the low le	vel is regard VI pin.			
			0	No event de	etected.						
			1	retained unt Caution: Th	til a 0 is writt	ndicates the or ten by the use s also set by a et to 1.	r.				
			Power On F	Reset Flag							
			0	No voltage	drop detecte	ed.					
0	PORF		1	longer valid	and all regis	ndicates a volt sters must be POR) the valu	initialized. The	e value 1 is r	etained until a	a 0 is written	
	•			Table	22 Status	(0v0Eh)					

Table 22 Status (0x0Eh).



Conv.

Bit 7

Address Function

0Fh – Control 1. This register is used to specify the target for the Alarm Interrupt function and the Periodic Time Update Interrupt function and to select or set operations for the Periodic Countdown Timer. Read: Always readable.

Bit 5

Bit 4

Bit 3

Write: Can be write-protected by password. Always readable. Write: Can be write-protected by password.

Bit 6

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
051	Control 1	R/WP	TRPT	-	WADA	USEL	EERD	TE	ΤΙ	D			
0Fh	Reset		0	0	0	0	0	0	0	0			
Bit	Symbol		Value				Description						
						ingle or Repea Countdown T			ountdown Tim	ıer			
7	TRPT		0			l. When the Co is automaticall			d (TE = 1) it w	ill halt when			
			1			d. When the Calue registers (
6	-		0	Bit not imple	emented. W	ill return a 0 w	hen read.						
5	WADA		the source	y Alarm / Date Alarm selection bit. This bit is used to specify either the Weekday or Date as see for the Alarm Interrupt function trm Interrupt Function).									
Ü	VVV		0	Weekday is the source for the Alarm Interrupt function. – Default value									
			1	Date is the source for the Alarm Interrupt function.									
4	USEL		Interrupt fu	nction. Wher	n 1 is written	s either Secor to the RESET rrupt Function	bit the interru			e Update			
•	0022		0	Second upo	date (Auto re	set time t _{RTN2}	= 500 ms). – [Default value)				
			1	Minute upda	ate (Auto res	set time t _{RTN2} =	7.813 ms).						
						bit. When 1, d ROM Memory							
3	EERD		0	in the EEPF only active	ROM each 2 when RTC is	ta in the Confi 4 hours, at dat s not in VBACI the first refresl	te increment (KUP mode. At	1 second be power up a	fore midnight) refresh is aut). Refresh is			
			1	Refresh is	disabled.								
						oit. This bit cor ion (see Perio							
2	TE		0		e Mode is se	ntdown Timer elected (TRPT							
			1			ntdown Timer er Value regist		ion (a count	down starts fr	om the			
1:0	TD		00 to 11	Countdown defined. Wh (1/60 Hz), update timi	Timer Internen the clock the timing on the control 1	y selection. Strupt function. k source has to both, count s written to the (0x0Fh) (see	With this set been set to Se down and into e RESET bit,	ting the Aut econd update errupts, is co the interrupt	o reset time e (1 Hz) or Mi oordinated wi : function is re	t _{RTN1} is also inute update ith the clock etarded. See			
TD Value	Timer Clock Frequ	iency		Cour	ntdown peri	od		t _{RTN1}	RES	SET bit			
00	4096 Hz – Default va	alue	244.14 µs				122 με	S		s written to			
01	64 Hz		15.625 ms					the RESET bit, the interrupt function is					
10	1 Hz		1 s				7.813	ms	retarded				
4.4	14/00 11-		00 -						1				

Table 23 Control 1 (0x0Fh)

60 s

1/60 Hz

11



10h – Control 2. This register is used to control the interrupt event output for the $\overline{\text{INT}}$ pin, the stop/start status of clock and calendar operations, the interrupt controlled clock output on CLKOUT pin, the hour mode and the time stamp enable. Read: Always readable. Write: Can be write-protected by password. Read: Always readable. Write: Can be write-protected by password.

-	F												
Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
10h	Control 2	R/WP	TSE	CLKIE	UIE	TIE	AIE	EIE	12_24	RESET			
	Reset		0	0	0	0	0	0	0	0			
	V												
Bit	Symbol		Value				Description						
			Time Stam	p Enable bit	(see TIME S	STAMP Funct	ion)						
7	TSE		0	Disables the	e time stam	o function. – D	efault value						
			1	Enables the	Time stam	p function.							
							n enabled, it is mable Clock		wake-up an e	external			
6	CLKIE		0	Disabled –	Default valu	е							
			1	interrupt oc	curs, based	on the Clock I	KOUT pin is a nterrupt Mask ınction is disal	Register (1	2h) and accore	ding to clock			
			Periodic Tir	me Update Ir	nterrupt Ena	ble bit (see P	eriodic Time	Update In	terrupt Func	tion)			
5	UIE		0	No interrupt signal is generated on $\overline{\text{INT}}$ pin when a Periodic Time Update event occur or the signal is cancelled on $\overline{\text{INT}}$ pin. – Default value									
			1	An interrupt signal is generated on $\overline{\text{INT}}$ pin when a Periodic Time Update event occurs The low-level output signal is automatically cleared after t_{RTN2} = 500 ms (Second updator t_{RTN2} = 7.813 ms (Minute update).									
			Periodic Co	ountdown Tir	ner Interrupt	Enable bit(se	e Periodic Ti	me Update	Interrupt F	unction)			
4	TIE		0	Periodic Countdown Timer Interrupt Enable bit(see Periodic Time Update Interrupt Function No interrupt signal is generated on INT pin when a Periodic Countdown Timer event occurs or the signal is cancelled on INT pin. – Default value									
			1	occurs. The	low-level o		T pin when a automatically						
			Alarm Inter	rupt Enable	bit (see Ala ı	m Interrupt	Function)						
3	AIE		0			enerated on IN - Default value	T pin when ar	n Alarm eve	nt occurs or th	e signal is			
			1	An interrupt retained un	t signal is ge til the AF fla	enerated on IN g is cleared to	T pin when ar 0 (no automa	n Alarm ever	nt occurs. This	s setting is			
			Event Inter	rupt Enable l	bit(see Exte	ernal Event F	unction and	Interrupt S	Scheme)				
2	EIE		0	when an Au	itomatic Bac		T pin when ar er occurs wher t value						
			1	when an Au	itomatic Bac IT pin is ret	kup Switchov	T pin when ar er occurs whe EVF flag is cle	n TSS and 1	SE are set to				
			12 or 24 ho	our mode (se	e Clock Re	gisters and A	larm Registe	rs)					
1	12_24		0	24 hour mo	de is selecte	ed (0 to 23). –	Default value						
			1	12 hour mo	de is selecte	ed (1 to 12).							
			Reset bit. T Function).		ed for a softv	vare-based tin	ne adjustment	(synchroniz	ing)(see RES	ET bit			
0	RESET		1	eventual procleared. Be 8192 Hz) are will be 0 to Resetting that all subseque	esent memo ecause the und the I ² C in 244 µs shor ne prescaler	rized 1 Hz upd upper two stag terface is asyr ter than 1 seco will have an in als (clock and	ne clock presc ate is also reso ges of the pre ichronous, the ond. ifluence on the calendar, CLh	et. The RES scaler are r first 1 Hz po e length of th	ET bit is then a not reset (16.3 eriod after syn ne current cloo	automatically 884 kHz and chronization ck period on			
	•		•		14.0								

Table 24 Control 2 (0x10h).



Address Function

11h – GP Bits. This register holds the bits for general purpose use (7 bits). Read: Always readable. Write: Can be write-protected by password.

	o protostou sy passinora.												
Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
11h	GP Bits	R/WP	-	GP6	GP5	GP4	GP3	GP2	GP1	GP0			
11h	Reset		0	0	0	0	0	0	0	0			
Bit	Symbol		Value				escription						
7	-		0	Bit not implemented. Will return a 0 when read.									
6:0	GPx		0 or 1	Register bits for general purpose use (7 bits).									

Table 25 GP bits (0x11h).

12h – Clock Interrupt Mask. This register is used to select a predefined interrupt for automatic clock output. Setting a bit to 1 selects the corresponding interrupt. Multiple interrupts can be selected. After power on, no interrupt is selected (see **Clock** Output Scheme). Read: Always readable. Write: Can be write-protected by password.

Conv. Bit 7

Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0

Clock Interrupt Mask	R/WP	-	-	-	-	CEIE	CAIE	CTIE	CUIE			
Reset		0	0	0	0	0	0	0	0			
Symbol		Value			D	escription	1					
		0	Bit not imp	lemented	d. Will retu	rn a 0 whe	en read.					
CEIE		The source	e for the Ev	ent Interi	rupt can b				/I pin or			
02.2		0	Disabled – Default value									
		1 Enabled. Internal signal El is selected.										
		Clock outp	out when Ala	arm Inter	rupt bit.							
CAIE		0	Disabled –	Default	value							
		1	Enabled. Ir	nternal si	gnal Al is	selected.						
		Clock outp	out when Pe	riodic Co	ountdown	Timer Inte	rrupt bit.					
CTIE		0	Disabled –	Default v	value							
		1	Enabled: Internal signal TI is selected.									
		Clock outp	out when Pe	riodic Tir	me Update	e Interrupt	bit.					
CUIE		0	Disabled –	Default v	value							
		1	Enabled: Ir	nternal si	gnal TI is	selected.						
	Reset Symbol CEIE CAIE	Reset Symbol CEIE CAIE CTIE	Symbol Value	Name	Name	Symbol Value Dot	Cock output when Alarm Interrupt bit.	National Part	Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			

Table 26 Clock Interrupt Mask (0x12h).



6.6. EVENT CONTROL REGISTER

13h – Event Control. This register controls the event detection on the EVI pin. Depending of the EHL bit a high or a low signal can be detected. Moreover a digital glitch filtering can be applied to the EVI signal by selecting a sampling period in the ET field. Furthermore this register holds control functions for the Time Stamp data. And the switching over to VBACKUP Power state can be selected as source for an event. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
13h	Event Control	R/WP	0	EHL	-	ET	0	TSR	TSOW	TSS	
1311	Reset		0	0	0	0	0	0	0	0	
Bit	Symbol		Value				escription				
7	0		0	Read only.	Always 0.						
			Event Hig	h/Low detect	ion Selec	t (see Exte	ernal Even	t Function	on)		
6	EHL		0	The low leve EVI. – Defa		ve edge) is	regarded	as the Ex	ternal Eve	nt on pin	
			1	The high lev EVI.	el (positi	ve edge) is	regarded	as the Ex	ternal Eve	nt on pin	
			EVI signal	ering Time se l. Edge and s of the Exter	table ste	ady state a	re detected				
5:4	ET		00	No filtering. value	Edge det	ection (mir	nimal pulse	time is 3	80.5 µs). — I	Default	
			01	3.9 ms sampling period (256 Hz).							
			10 15.6 ms sampling period (64 Hz).								
			11	125 ms sam	npling per	iod (8 Hz).					
3	0		0								
			Time Stan	np Reset bit	(see TIMI	E STAMP	Function)				
	TOD		0	Disables the	e Time St	amp Reset	– Default	value			
2	TSR		1	When this b TS) are clea The TSR bit	ared to 00	h.			•		
			Exception the overw	np Overwrite : The counte rite bit TSOW	r Count T V.						
1	TSOW		0	The time sta TS registers the EVF has	s. To initia	alize or rein	itialize the	first ever			
			1	The time stamp of the last occurred event is recorded and TS registers are overwritten. The EVF flag does not need to be cleared.							
			Time Stan	np Source Se	election b	it (see TIM	E STAMP	Function	n)		
0	TSS		0	A time stam pin occurs -		`	SE = 1) whe	en an Ext	ternal Even	t on EVI	
			1	A time stam VBACKUP I			SE = 1) whe	en the cir	cuit goes to		

Table 27 Event Control (0x13h).



6.7. TIME STAMP REGISTERS

6:0

Seconds TS

14h – Count TS. This register contains the number of occurrences of the corresponding event in standard binary format. The values range from 0 to 255. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
14h	Count TS	R	128	64	32	16	8	4	2	1
1411	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				escription			

Bit	Symbol	Value	Description
7:0	Count TS	0 to 255	Number of occurrences of the corresponding event, coded in binary. In case of an overflow the counter starts again with 00h When bit TSE = 0, the counter stops counting events. When bit TSE = 1, the counter is increased when event occurs. The counter Count TS is always working, independent of the settings of the overwrite bit TSOW. The Count TS register is cleared to 00h when a 1 is written to the reset bit TSR (see TIME STAMP Function)

Table 28 Count TS (0x14h).

15h – Seconds TS. This register holds a recorded Time Stamp of the Seconds register, in two binary coded decimal (BCD) digits. The values are from 00 to 59. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
156	Seconds TS	R	0	40	20	10	8	4	2	1			
15h	Reset	0	0	0	0	0	0	0	0				
Bit	Symbol		Value	Description									
7	0		0	Read only. Always 0.									
				Holds a recorded Time Stamp of the Seconds register, coded in BCD format. When enabled (bit TSE = 1), Depending on the setting of the									

Table 29 Seconds TS (0x15h).

reset bit TSR.

TSOW bit it contains the time stamp of the first or last occurred event. The Seconds TS register is cleared to 00h when a 1 is written to the

00 to 59

16h – Minutes TS. This register holds a recorded Time Stamp of the Minutes register, in two binary coded decimal (BCD) digits. The values are from 00 to 59. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
40h	Minutes TS	R	0	40	20	10	8	4	2	1
16h	Reset		0	0	0	0	0	0	0	0

Bit	Symbol	Value	Description
7	0	0	Read only. Always 0.
6:0	Minutes TS	00 to 59	Holds a recorded Time Stamp of the Minutes register, coded in BCD format. When enabled (bit TSE = 1), Depending on the setting of the TSOW bit it contains the time stamp of the first or last occurred event. The Minutes TS register is cleared to 00h when a 1 is written to the reset bit TSR.

Table 30 Minutes TS (0x16h).



17h – Hours TS. This register holds a recorded Time Stamp of the Hours register, in two binary coded decimal (BCD) digits. If the 12_24 bit is cleared (default) (see **Configuration Registers**, 10h – Control 2) the values will be from 0 to 23. If the 12_24 bit is set, the hour values will range from 1 to 12 and the AMPM bit will be 0 for AM hours and 1 for PM hours. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
17h	Hours TS (24 hour mode) – default value Hours TS (12 hour mode)		0	0	20	10	8	4	2	1
					AMPM	10	8	4	2	1
	Reset		0	0	0	0	0	0	0	0

Hours TS (Hours TS (24 hour mode) – default value											
Bit	Symbol	Value	Description									
7:6	0	0	Read only. Always 0.									
5:0	Hours TS (24 hour mode) – default value		Holds a recorded Time Stamp of the Hours register, coded in BCD format. When enabled (bit TSE = 1), Depending on the setting of the TSOW bit it contains the time stamp of the first or last occurred event. The Hours TS register is cleared to 00h when a 1 is written to the reset bit TSR.									

Hours TS (12 hour mode)					
Bit	Symbol	Value	Description			
7:6	0	0	Read only. Always 0.			
5	AMPM	0	AM hours, from the recorded Time Stamp of the Hours regist			
3	AMPM	1	PM hours, from the recorded Time Stamp of the Hours register.			
4:0	Hours TS (12 hour mode)	1 to 12	Holds a recorded Time Stamp of the Hours register, coded in BCD format. When enabled (bit TSE = 1), Depending on the setting of the TSOW bit it contains the time stamp of the first or last occurred event. The Hours TS register is cleared to 00h when a 1 is written to the reset bit TSR.			

Table 31 Hours TS (0x17h).

18h – Date TS. This register holds a recorded Time Stamp of the Date register, in two binary coded decimal (BCD) digits. The values will range from 01 to 31. It is read only. Writing to this register has no effect.

18h Date TS R o o 20 10 8 4 2 1 Reset 0	Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	18h	Date TS	R	0	0	20	10	8	4	2	1
		Reset		0	0	0	0	0	0	0	0

Bit	Symbol	Value	Description
7:6	0	0	Read only. Always 0.
5:0	Date TS	01 to 31	Holds a recorded Time Stamp of the Date register, coded in BCD format. When enabled (bit TSE = 1), Depending on the setting of the TSOW bit it contains the time stamp of the first or last occurred event. The Date TS register is cleared to 00h when a 1 is written to the reset bit TSR. After POR or when reset with bit TSR and when a Time Stamp is recorded, the value 00 will be automatically replaced by a valid value (01 to 31).

Table 32 Date TS (0x18h).



19h – Month TS. This register holds a recorded Time Stamp of the Month register, in two binary coded decimal (BCD) digits. The values will range from 01 to 12. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
19h	Month TS	R	0	0	0	10	8	4	2	1
	Reset		0	0	0	0	0	0	0	0

Bit	Symbol	Value	Description
7:5	0	0	Read only. Always 0.
4:0	Month TS	01 to 12	Holds a recorded Time Stamp of the Month register, coded in BCD format. When enabled (bit TSE = 1), Depending on the setting of the TSOW bit it contains the time stamp of the first or last occurred event. The Month TS register is cleared to 00h when a 1 is written to the reset bit TSR. After POR or when reset with bit TSR and when a Time Stamp is recorded, the value 00 will be automatically replaced by a valid value (01 to 12).

Table 33 Month TS (0x19h).

1Ah – Year TS. This register holds a recorded Time Stamp of the Year register, in two binary coded decimal (BCD) digits. Values will range from 00 to 99. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Ah	Year TS	R	80	40	20	10	8	4	2	1
	Reset		0	0	0	0	0	0	0	0

Bit	Symbol	Value	Description
7:0	Year TS	00 to 99	Holds a recorded Time Stamp of the Year register, coded in BCD format. When enabled (bit TSE = 1), Depending on the setting of the TSOW bit it contains the time stamp of the first or last occurred event. The Year TS register is cleared to 00h when a 1 is written to the reset bit TSR.

Table 34 Year TS (0x1Ah).

34



6.8. UNIX TIME REGISTERS

The UNIX Time counter is a 32-bit counter with the value in binary format. The counter will roll-over to 00000000h when reaching FFFFFFFh. The 4 counter registers are fully readable and writable. The counter source clock is the digitally tuned 1 Hz clock frequency. The UNIX Time counter increment is inhibited during I²C write access to the 4 UNIX Time registers to allow coherent data values (see **Setting and Reading the Time**). Read: Always readable. Write: Can be write-protected by password.

1Bh - UNIX Time 0. Bit 0 to 7 from 32-bit UNIX Time counter.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
1Bh	UNIX Time 0	R/WP		UNIX 0 [7:0]								
IDII	Reset		0	0		Reset	0	0		Reset		
Bit	Symbol Value			Description								
7:0	UNIX 0 [7:0]		00h to FFh	Bit 0 to 7 from 32-bit UNIX counter.								

Table 35 UNIX Time 0 (0x1Bh).

1Ch - UNIX Time 1. Bit 8 to 15 from 32-bit UNIX Time counter.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
1Ch	UNIX Time 1	R/WP				UNIX 1	[15:8]		-		
ICII	Reset	0	0		Reset	0	0		Reset		
Bit	Symbol Value			Description							
7:0	UNIX 1 [15:8]		00h to FFh	Bit 8 to 15	from 32-k	oit UNIX co	unter.				

Table 36 UNIX Time 1 (0x1Ch).

1Dh – UNIX Time 2. Bit 16 to 23 from 32-bit UNIX Time counter.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
1Dh	UNIX Time 2	R/WP		UNIX 2 [23:16]								
	Reset		0	0		Reset	0	0		Reset		
Bit	Symbol Value			Description								
7:0	UNIX 2 [23:16]		00h to FFh	I Bit 16 to 73 from 37-bit LINIX counter								

Table 37 UNIX Time 2 (0x1Dh).

1Eh - UNIX Time 3. Bit 24 to 31 from 32-bit UNIX Time counter.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
1Eh	UNIX Time 3	R/WP		UNIX 3 [31:24]								
I IEII	Reset		0	0		Reset	0	0		Reset		
Bit	Symbol Value			Description								
7:0	UNIX 3 [31:24]		00h to FFh	Bit 24 to 31	from 32	-bit UNIX c	ounter.					

Table 38 UNIX Time 3 (0x1Eh).



6.9. RAM REGISTERS

Two free RAM bytes, which can be used for any purpose, for example, status bytes of the system.

1Fh – User RAM 1. This register holds the bits for general purpose use. Read: Always readable. Write: Can be write-

protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
1 C b	User RAM 1		RAM 1									
1Fh	Reset		0	0	0	0	0	0	0	0		
Bit	Symbol Value			Description								
7:0	RAM 1		00h to FFh	RAM 1 dat	а							

Table 39 User RAM 1 (0x1Fh)

20h – User RAM 2. This register holds the bits for general purpose use. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
20h	User RAM 2	RAM 2									
2011	Reset	0	0	0	0	0	0	0	0		
Bit	Symbol Value			Description							
7:0	RAM 2		00h to FFh	RAM 2 data	a						

Table 40 User RAM 2 (0x20h)



6.10. PASSWORD REGISTERS

After a Power up and the first refreshment of ~66 ms, the PW 0 to PW 3 registers are reset to 00h.

When enabled by writing 255 into the EEPROM Password Enable register EEPWE (EEPROM 30h), the Password registers are used to be written with the 32-Bit Password necessary to be able to write into all writable registers (for time and configuration registers). This 32-Bit Password is compared to the 32 bits stored in the EEPROM Password registers EEPW 0 to EEPW 3 (EEPROM 31h to 34h) (see **EEPROM Password Registers**).

21h - Password 0. Bit 0 to 7 from 32-bit Password. Write only. Returns 0 when read.

		-	-			-		-			
Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
21h	Password 0	W				PW 0	[7:0]			-	
2111	Reset		0	0	0	0	0	0	0	0	
Bit	Symbol		Value				Description				
7:0	PW 0 [7:0]		00h to FFh	Bit 0 to 7 from 32-bit Password							

Table 41 Password 0 (0x21h)

22h - Password 1. Bit 8 to 15 from 32-bit Password. Write only. Returns 0 when read.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
22h	Password 1	W		•		PW 1	[15:8]				
2211	Reset		0	0	0	0	0	0	0	0	
Bit	Symbol		Value				Description				
7:0	PW 1 [15:8]		00h to FFh	Bit 8 to 15 from 32-bit Password							

Table 42 Password 1 (0x22h)

23h - Password 2. Bit 16 to 23 from 32-bit Password. Write only. Returns 0 when read.

Address	FullCuon	Colly.	DIL /	DIL 0	DIL 3	DIL 4	DIL 3	DIL 2	DIL I	DIL U	
23h	Password 2	W				PW 2 [23:16]				
2311	Reset		0	0	0	0	0	0	0	0	
	•										
Bit	Symbol		Value				Description				
7:0	PW 2 [23:16]		00h to FFh	Bit 16 to 23 from 32-bit Password							
				40 D	10/0						

Table 43 Password 2 (0x23h)

24h - Password 3. Bit 24 to31 from 32-bit Password. Write only. Returns 0 when read.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
24h	Password 3	W			-	PW 3 [31:24]		-		
2411	Reset	0 0 0 0 0 0 0							0		
Bit	Symbol		Value				Description				
7:0	PW 3 [31:24]		00h to FFh	Bit 24 to 31 from 32-bit Password							

Table 44 Password 3 (0x24h)

37



6.11. EEPROM MEMORY CONTROL REGISTERS

See also **EEPROM READ/WRITE**.

Address Function

25h –EEPROM Address. This register holds the Address used for read or write from/to a single EEPROM Memory byte. Read: Always readable. Write: Can be write-protected by password

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
25h	EEPROM Address	R/WP				EEa	ddr			
2511	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description			
7:0	EEaddr		00h to FFh	L Address for direct read or write one FEPROW Memory byte						

Table 45 EEPROM Address (0x25h)

26h – EEPROM Data. This register holds the Data that are read from, or that are written to a single EEPROM Memory byte. Read: Always readable. Write: Can be write-protected by password.

				_	7 1					
Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
26h	EEPROM Data	R/WP				EEd	ata			
2011	Reset		Х	Х	Х	Х	Х	Х	Х	Х
Bit	Symbol		Value				escription			
7:0	EEdata		00h to FFh	Data from direct read or for direct write to one EEPROM Memory byte.						

Table 46 EEPROM Data (0x26h)

27h –EEPROM Commands. This register must be written with specific values, in order to read or write all (readable/writeable) configuration registers or to read or write from/to a single EEPROM Memory byte. Before using this commands, the automatic refresh function has to be disabled (EERD = 1) and the busy status bit EEbusy has to indicate, that the last transfer has been finished (EEbusy = 0). Before entering the command 11h, 12h, 21h or 22h, EEcmd has to be written with 00h. Write only. It can be write-protected by password.

Conv. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1

Address	Function	COIIV.	DIL I	DIL 0	DIL 9	DIL 4	DIL 3	DIL 2	DIL I	DIL U	
075	EEPROM Commands	WP				EEc	md				
27h	Reset		0	0	0	0	0	0	0	0	
Bit	Symbol		Value			D	escription				
			Comman	ds for EEP	ROM Mem	ory (see E	EPROM R	EAD/WR	ITE)		
			00h	First com	mand mus	t be 00h. –	Default va	lue			
			11h	When w configura	all Configur riting a va ation RAM b sponding E	alue of 1 [.] oytes (addr	1h, data f ess 30h to	from all	(readable/		
7:0	EEcmd		12h	When wr	Configurati iting a valu read and ('h).	e of 12h, d	ata from al	l Configu	rátion EEP		
7.0	LLCIIIu		21h	When wr into the E (For Con	one EEPRO iting a valu EEPROM b figuration E Il bytes (ad	e of 21h, c yte with the EPROM b	lata from E e address s ytes (addre	Edata by specified	rte is writte in EEaddr.	n (stored)	
			22h	Read one EEPROM byte (from Configuration or User EEPROM). When writing a value of 22h, data from the EEPROM byte with the							

Table 47 EEPROM Commands (0x27h)



6.12. ID REGISTER

28h – ID. This register holds the 4 bit Hardware Identification number (HID) and the 4 bit Version Identification number (VID).

The ID can be used to monitor a hardware modification and the version in the production line. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
28h	ID	R		HID)			\	/ID			
2011	Reset			Preconfigure	ed Value			Preconfigured Value				
Bit	Symbol		Value				escription					
7:4	HID		0 to 15	Hardware Identification number.								
3:0	VID		0 to 15	Version Ide	entificatio	n number.						

Table 48 ID Register (0x28h)

6.13. CONFIGURATION EEPROM WITH RAM MIRROR REGISTERS

All Configuration EEPROM at addresses 2Bh and 30h to 37h are memorized in the EEPROM and mirrored in the RAM.

6.13.1. EEPROM RESERVED

2Bh – EEPROM Reserved. Read: Always readable. Write: Can be write-protected by password. It must not be overwritten.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
2Bh	EEPROM RESERVED	R/WP			RESER	VED (Must i	not be overw	vritten)				
ZDII	Default value on delivery		Preconfigured Value									
Bit	Symbol		Value Description									
7:0	RESERVED		Preconfigured Value – It must not be overwritten.									

Table 49 EEPROM Reserved (0x2Bh)

6.13.2. EEPROM PASSWORD ENABLE REGISTER

After a Power up and the first refreshment of ~66 ms, the Password Enable value EEPWE is copied from the EEPROM. The default value preset on delivery is 00h.

30h - EEPROM Password Enable. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
30h	EEPROM Password Enable	R/WP				EEP	WE					
	Default value on delive	ery	0	0	0	0	0	0	0	0		
	•											
Bit	Symbol		Value	Description								
					EEF	PROM Pas	sword Ena	ble				
7:0	EEPWE		0 to 254	Password to When writing — 00h is de	ng a valu	e not equa		oassword	function is	disabled.		
			255	Password function enabled. When writing a value of 255, the Password registers (21h to 24h) can be used to enter the 32-bit Password.								

Table 50 EEPROM Password Enable (0x30h)



6.14. EEPROM PASSWORD REGISTERS

After a Power up and the first refreshment of ~66 ms, the EEPROM Password values EEPW 0 to EEPW 3 are copied from the EEPROM. The default values preset on delivery are 00h.

31h – EEPROM Password 0. Bit 0 to 7 from 32-bit EEPROM Password. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
31h	EEPROM Password 0	WP		•	•	EEPW	0 [7:0]	•	•			
3111	Default value on delive	ry	0	0 0 0 0 0 0 0								
Bit	Symbol		Value	alue Description								
7:0	EEPW 0 [7:0]		00h to FFh	Bit 0 to 7 from 32-bit EEPROM Password								

Table 51 EEPROM Password 0 (0x31h)

32h – EEPROM Password 1. Bit 8 to 15 from 32-bit EEPROM Password. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
226	EEPROM Password 1	WP				EEPW 1	[15:8]		-		
32h	Default value on delive	ry	0 0 0 0 0 0 0								
Bit	Symbol		Value Description								
7:0	EEPW 1 [15:8]		00h to FFh	I Bit X to 15 from 32-bit FEPRI IVI Password							

Table 52 EEPROM Password 1 (0x32h)

33h – EEPROM Password 2. Bit 16 to 23 from 32-bit EEPROM Password. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
33h	EEPROM Password 2	WP				EEPW 2	[23:16]		-		
3311	Default value on delive	0	0	0	0	0	0	0	0		
Bit	Symbol	Value	Description								
7:0	EEPW 2 [23:16]		00h to FFh	Bit 16 to 23 from 32-bit EEPROM Password							

Table 53 EEPROM Password 2 (0x33h)

34h – EEPROM Password 3. Bit 24 to 31 from 32-bit EEPROM Password. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
245	EEPROM Password 3	WP				EEPW 3	[31:24]					
34h	Default value on delive	0	0	0	0	0	0	0	0			
Bit	Symbol	Value	Description									
7:0	EEPW 3 [31:24]	00h to FFh	Bit 24 to 31 from 32-bit EEPROM Password									

Table 54 EEPROM Password 3 (0x34h)



6.15. EEPROM CLKOUT REGISTER

35h – EEPROM CLKOUT. A programmable square wave output is available at CLKOUT pin. Operation is enabled by the CLKOE bit (see **Programmable Clock**). Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
35h	EEPROM CLKOUT	R/WP	CLKOE	CLKSY	-	-	PORIE	•	FD	
	Default value on delivery		1	1	0	0	0	0	0	0

Bit	Symbol	Value	Description
		CLKOUT	Enable bit (see Programmable Clock Output)
7	CLKOE	0	The CLKOUT pin is LOW.
·			The clock output signal on CLKOUT pin is enabled. – Default value on delivery
		CLKOUT	Synchronized enable/disable (see Synchronized Enable/Disable)
6	CLKSY	0	Disabled
ŭ	oz.ke i	1	Enables the Synchronized enable/disable (by CLKOE) of the CLKOUT frequency. – Default value on delivery
5:4	-	0	Bit not implemented. Will return a 0 when read.
		Power On	Reset Interrupt Enable bit(see POWER ON RESET Interrupt Function)
3	PORIE	0	No interrupt signal is generated on $\overline{\text{INT}}$ pin when a Power On Reset occurs or the signal is cancelled on $\overline{\text{INT}}$ pin. – Default value on delivery
		1	An interrupt signal is generated on \overline{INT} pin when a Power On Reset occurs. This setting is retained until the PORF flag is cleared to 0 (no automatic cancellation).
2:0	FD	000 to 111	CLKOUT Frequency Selection (see CLKOUT Frequency Selection)
	•	•	

FD	CLKOUT Frequency Selection	Effect when 1 is written to the RESET bit
000	32.768 kHz – Default value on delivery	No effect
001	8192 Hz ⁽¹⁾	No effect
010	1024 Hz ⁽¹⁾	CLKOUT goes LOW
011	64 Hz ⁽¹⁾	CLKOUT goes LOW
100	32 Hz ⁽¹⁾	CLKOUT goes LOW
101	1 Hz ⁽¹⁾	CLKOUT goes LOW
110	Predefined periodic countdown timer interrupt (1) (2)	CLKOUT goes LOW
111	CLKOUT = LOW	No effect

^{(1) 8192} Hz to 1 Hz clock pulses and the timer interrupt pulses can be affected by compensation pulses (**Frequency OFFSET Correction**).

Table 55 EEPROM CLKOUT Register (0x35h).

⁽²⁾ CLKSY bit has no effect.



6.16. EEPROM OFFSET REGISTER

The registers EEPROM Offset and EEPROM Backup hold the EEOffset value to digitally compensate the initial frequency deviation of the 32.768 kHz oscillator or for aging adjustment (see **Frequency OFFSET Correction**).

Caution: Bit EEOffset [0] is in the EEPROM Backup.

36h – EEPROM Offset. This register holds the upper 8 bits of the EEOffset value. Read: Always readable. Write: Can be write-protected by password.

ı	Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	36h	EEPROM Offset	R/WP				EEOffse	et [8:1]					
	3011	Default value on delive	ry	0	0	0	0	0	0	0	0		
I	Bit	Symbol		Value	Description								
	7:0	EEOffset [8:1]		00h to FFh	Bits 8 to 1 of the EEOffset [8:0] value. EEOffset defines correction pulses in steps. Each pulse introduces a deviation of 0.9537 ppm, the maximum range is from +243.2 ppm to -244.1 ppm. The value of 0.9537 ppm is based on a nominal 32.768 kHz clock (see Frequency OFFSET Correction)								

Table 56 EEPROM Offset (0x36h)



6.17. EEPROM BACKUP REGISTER

37h – EEPROM Backup. This register is used to control the switchover function and the trickle charger and it holds bit 0 (LSB) of the EEOffset value. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	n be write Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	EEPROM Backup	R/WP	EEOffset [0]	BSIE	TCE	FEDE	BSI	M	T	CR			
37h	Default value on delivery		0	0	0	1	0	0	0	0			
				1	<u> </u>				I.				
Bit	Symbol		Value				Description	l					
7	EEOffset [0]		0 to 1	of 0.9537 p	efines corr pm, the ma 9537 ppm i	ection pulse aximum rand s based on	ge is from +2	243.2 ppm	to -244.1	ppm. The			
			Backup Switc Automatic B					ckup Swi	tchover Fu	inction and			
6	BSIE		0	-	_	generated o							
			1		occurs. Th	generated or nis setting is n).							
			Trickle Charg	er Enable bi	t (see Tric	kle Charge	r)						
5	TCE		0	Disabled -	Default va	lue on delive	ery						
			1	Enabled									
			Fast Edge De Automatic E					witchove	er Function	and			
		0				Disabled.							
4	FEDE		1	FEDE should always be set to 1. When the FEDE bit is 1, the Fast Edge Detection for the Automatic Backup Switchover function is enabled. A voltage with a rising or falling edge with a slew rate typically bigger than 7 V/ms can be recorded correctly on V_{DD} power supply pin and the Automatic Backup Switchover function is adapted to this specific situation. — Default value on delivery									
			Backup Swit					nover Fu	nction and	Automatic			
			To read/write by setting the	to/from the	EEPROM,		s to disable	the Backu	ip Switchove				
			00	Used when	only one p	The automa cower supply – Default va	y is available	(V _{DD}). V _E					
3:2	BSM		01	Enables the Switchover		vitching Mod < V _{BACKUP} .	e (DSM).						
			10		aw any cu	$V_{DD} < V_{BACK}$ rrent from the ly V_{DD} .							
			11			ritching Mode < V _{BACKUP} Al		DOSW (AND	V _{BACKUP} > V	ddsw).			
			Trickle Charg	er Series Re	esistance (see Trickle	Charger)						
1:0	TCR		00	TCR = 1 k Ω – Default value on delivery									
			01	TCR = 3 kΩ	Σ								
			10	TCR = 6 kΩ									
			11	TCR = 11 k	Ω								

Table 57 EEPROM Backup Register (0x37h).



EEOffset [8:0]	EEOffset correction value in decimal	Correction pulses in steps	CLKOUT frequency correction in ppm ^(*)
011111111	255	255	243.187
011111110	254	254	242.233
:	:	:	:
00000001	1	1	0.954
000000000 (default)	0	0	0.000
111111111	511	-1	-0.954
111111110	510	-2	-1.907
:	:	:	:
10000001	257	-255	-243.187
10000000	256	-256	-244.141

^(*) Each correction pulse corresponds to 1 / (32768 × 32) = 0.9537 ppm. The frequency deviation measured at CLKOUT pin can be compensated by computing the correction value EEOffset and writing it into the EEPROM Offset and EEPROM Backup registers (see **Frequency OFFSET Correction**).

Table 58 EEOffset Value (0x36h. 0x37h)

6.18. USER EEPROM

00h - 2Ah - User EEPROM.

43 Bytes of User EEPROM for general purpose storage are provided. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00h to 2Ah	User EEPROM	R/WP		43 Bytes of non-volatile User EEPROM							

Table 59 User EEPROM (0x00h to 2Ah).

6.19. MANUFACTURER EEPROM

2Ch - 2Fh and 38h to 3Fh - Manufacturer EEPROM.

This registers are Protected. Not readable, but normal address pointer incrementing.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
2Ch to 2Fh	EEPROM RESERVED	Prot.	rot. 4 Bytes of non-volatile Manufacturer EEPROM								
38h to 3Fh	EEPROM RESERVED	Prot.	8 Bytes of non-volatile Manufacturer EEPROM								

Table 60 Manufacturer EEPROM (0x2Ch to 2Fh and 38h to 3Fh).



6.20. REGISTER RESET VALUES SUMMARY

Reset values; RAM, Address 00h to 3Fh:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00h	Seconds	R/WP	0	0	0	0	0	0	0	0	
01h	Minutes	R/WP	0	0	0	0	0	0	0	0	
02h	Hours (24h / 12h)	R/WP	0	0	0	0	0	0	0	0	
03h	Weekday	R/WP	0	0	0	0	0	0	0	0	
04h	Date	R/WP	0	0	0	0	0	0	0	1	
05h	Month	R/WP	0	0	0	0	0	0	0	1	
06h	Year	R/WP	0	0	0	0	0	0	0	0	
07h	Minutes Alarm	R/WP	1	0	0	0	0	0	0	0	
08h	Hours Alarm (24h / 12h)	R/WP	1	0	0	0	0	0	0	0	
09h	Weekday Alarm / Date Alarm	R/WP	1	0	0	0	0	0	0	0	
0Ah	Timer Value 0	R/WP	0	0	0	0	0	0	0	0	
0Bh	Timer Value 1	R/WP	0	0	0	0	0	0	0	0	
0Ch	Timer Status 0	R	0	0	0	0	0	0	0	0	
0Dh	Timer Status 1 shadow	R	0	0	0	0	0	0	0	0	
0Eh	Status	R/WP	1 → 0	0	0	0	0	0	Х	1	
0Fh	Control 1	R/WP	0	0	0	0	0	0	0	0	
10h	Control 2	R/WP	0	0	0	0	0	0	0	0	
11h	GP Bits	R/WP	0	0	0	0	0	0	0	0	
12h	Clock Int. Mask	R/WP	0	0	0	0	0	0	0	0	
13h	Event Control	R/WP	0	0	0	0	0	0	0	0	
14h	Count TS	R	0	0	0	0	0	0	0	0	
15h	Seconds TS	R	0	0	0	0	0	0	0	0	
16h	Minutes TS	R	0	0	0	0	0	0	0	0	
17h	Hours TS	R	0	0	0	0	0	0	0	0	
18h	Date TS	R	0	0	0	0	0	0	0	0	
19h	Month TS	R	0	0	0	0	0	0	0	0	
1Ah	Year TS	R	0	0	0	0	0	0	0	0	
1Bh	UNIX Time 0	R/WP	0	0	0	0	0	0	0	0	
1Ch	UNIX Time 1	R/WP	0	0	0	0	0	0	0	0	
1Dh	UNIX Time 2	R/WP	0	0	0	0	0	0	0	0	
1Eh	UNIX Time 3	R/WP	0	0	0	0	0	0	0	0	
1Fh	User RAM 1	R/WP	0	0	0	0	0	0	0	0	
20h	User RAM 2	R/WP	0	0	0	0	0	0	0	0	
21h	Password 1	W	0	0	0	0	0	0	0	0	
22h	Password 2	W	0	0	0	0	0	0	0	0	
23h	Password 3	W	0	0	0	0	0	0	0	0	
24h	Password 4	W	0	0	0	0	0	0	0	0	
25h	EEPROM Addr.	R/WP	0	0	0	0	0	0	0	0	
26h	EEPROM Data	R/WP	Х	Х	Х	Х	Х	Х	Х	Х	
27h	EEPROM Com.	WP	0	0	0	0	0 0 0 0				
28h	ID	R		Preconfigu	ıred Value)		Preconfigi	ured Value)	
29h and 2Ah	Non-existing		N	lon-existin	g RAM ad	dress (will	be skippe	d by addr	ess pointe	r)	
2Ch to 2Fh	RESERVED	Prot.	RES	SERVED (I	not readab	le, but no	rmal addre	ss pointer	incremen	iting)	
38h to 3Fh	RESERVED	Prot.	DEC	SERVED (I	not readah	lo but no	rmal addre	ee nointa	incremen	tina)	

Table 61 Reset Values; RAM (00h to 3Fh).



Default values on delivery; Configuration EEPROM with RAM mirror, Address 2Bh and 30h to 37h:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
2Bh	EEPROM RESERVED	R/WP	Х	Х	Х	Х	Х	Х	Х	X	
30h	EEPROM PW Enable	R/WP	0	0	0	0	0	0	0	0	
31h	EEPROM Password 0	WP	0	0	0	0	0	0	0	0	
32h	EEPROM Password 1	WP	0	0	0	0	0	0	0	0	
33h	EEPROM Password 2	WP	0	0	0	0	0	0	0	0	
34h	EEPROM Password 3	WP	0	0	0	0	0	0	0	0	
35h	EEPROM CLKOUT	R/WP	1	1	0	0	0	0	0	0	
36h	EEPROM Offset	R/WP	0	0	0	0	0	0	0	0	
37h	EEPROM Backup	R/WP	0	0	0	1	0	0	0	0	
X = not defir	X = not defined										

Table 62 Configuration EEPROM (0x2Bh and 0x30h to 37h).

Default values on delivery; User EEPROM, Address 00h to 2Ah:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h to 2Ah	User EEPROM	R/WP		00h						

Table 63 Default values: User EEPROM (0x00h to 2Ah).

Default values on delivery; Manufacturer EEPROM, Address 2Ch to 2Fh and 38h to 3Fh:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2Ch to 2Fh	EEPROM RESERVED	Prot	XXh							
38h to 3Fh	EEPROM RESERVED	Prot	XXh							
X = not defined										

Table 64 Default values: Manufacturer EEPROM (0x2Ch to 2Fh and 38h to 3Fh).



EM3028 reset values after power on (RAM) and default values on delivery (EEPROM):

RAM, reset values:

Time (hh:mm:ss) = 00:00:00 Date (YY-MM-DD = 00-01-01

Weekday = 0

Hour mode = 24 hour mode (0 to 23)

Count TS = 0 (read only)

Time TS (hh:mm:ss) = 00:00:00 (read only)

Date TS (YY-MM-DD) = 00-00-00 (read only)

UNIX Time = 00000000h

Alarm function = disabled, weekday is selected

Timer function = disabled, Timer Frequency = 4096 Hz, Single Mode selected

Update function = Second update is selected

Ext. Event function = LOW level is regarded as External Event on pin EVI,

filtering on EVI pin disabled, first event recorded is enabled

Time Stamp function = disabled, Ext. Event selected, Time Stamp overwrite disabled,

Time Stamp Reset disabled

EEPROM Memory Refresh = enabled Reset function = disabled Interrupts = disabled

EEbusy status bit = $1 \rightarrow 0$ (1 for the time of ~66 ms, then it is cleared to 0 automatically) EVF Flag = 0 or 1 (0 if High level is detected on EVI pin; 1 if Low level is detected)

PORF Flag = 1 (can be cleared by writing 0 to the bit)

Int. Controlled Clock = disabled, no interrupt selected

Password = 00000000h (write only)

EEPROM Address = 00h EEPROM Data = XXh

EEPROM Commands = 00h (first command) (write only)

ID = Preconfigured Value (read only)

General Purpose Bit = 0 (7 bits) User RAM 1, 2 = 00h (2 bytes)

Configuration EEPROM with RAM mirror, default values on delivery:

EEPROM RESERVED = Preconfigured Value (must not be overwritten)

EEPROM Password Enable = disabled

EEPROM Password = 00000000h (write only)

CLKOUT = enabled, synchronization enabled, F = 32.768 kHz

Power On Reset Interrupt = disabled EEOffset value = 0 (9 bits)

Backup Switchover = disabled, interrupt disabled, Fast Edge Detection enabled

Trickle charger = disabled, $TCR = 1 k\Omega$ selected

User EEPROM, default values on delivery:

User EEPROM (43 Bytes) = 00h

Manufacturer EEPROM, Address 2Ch to 2Fh and 38h to 3Fh, default values on delivery:

EEPROM RESERVED = XXh (protected)



7. DETAILED FUNCTIONAL DESCRIPTION

7.1. POWER-ON-RESET (POR)

The power on reset (POR) is generated at start-up (see Error! Reference source not found.). All RAM registers including the Counter Registers are initialized to their reset values and the Configuration EEPROM registers with the RAM mirror registers are set to their preset default values. At power up a refresh of the RAM mirror values by the values in the Configuration EEPROM is automatically generated. The time of this first refreshment is ~66 ms. The EEbusy bit in the Status register (0Eh) can be used to monitor the status of the refreshment (see Register Reset Values Summary).

The Power On Reset Flag PORF indicates the occurrence of a voltage drop of the internal power supply voltage below V_{POR} threshold needed to cause the generation of the device POR. A PORF value of 1 indicates that the voltage had dropped below the threshold level V_{POR} and that the time information is corrupted. The value 1 is retained until a 0 is written by the user.

When PORIE bit (EEPROM 35h) is set and the PORF flag was cleared beforehand, an interrupt signal on INT pin can be generated when a Power On Reset occurs (see **POWER ON RESET Interrupt Function**).

7.2. AUTOMATIC BACKUP SWITCHOVER FUNCTION

Basic Hardware Definitions:

- The EM3028 has two power supply pins.
 - \circ V_{DD} is the main power supply input pin.
 - VBACKUP is the backup power supply input pin.
- V_{DDSW} is the backup switchover threshold voltage. The typical value is 2.0 V.
- A debounce logic provides a 122 μ s 183 μ s debounce time t_{DEB} , which will filter V_{DD} oscillation when the backup switchover will switch back from V_{BACKUP} to V_{DD} .
- The FEDE bit (EEPROM 37h) should always be set to 1, so that Fast Edge Detection (≥ 7 V/ms) is always enabled. Default value on delivery

Switchover Modes:

The EM3028 has four backup switchover modes. The desired mode can be selected by the BSM field in the Configuration EEPROM, see **EEPROM Backup Register**:

- BSM = 00. Backup switchover disabled (default value on delivery), see SWITCHOVER Disabled.
- BSM = 01. Direct Switching Mode (DSM): when V_{DD} < V_{BACKUP}, switchover occurs from V_{DD} to V_{BACKUP} without requiring V_{DD} to drop below V_{DDSW}, see **Direct Switching Mode (DSM)**.
- BSM = 10. Standby mode: when $V_{DD} < V_{BACKUP}$ (backup battery charged, no V_{DD}), the device enters the standby mode and draw any current from the backup source, see **STANDBY MODE**.
- BSM = 11. Level Switching Mode (LSM): when V_{DD} < V_{BACKUP} AND V_{DD} < V_{DDSW} (AND V_{BACKUP} > V_{DDSW}), switchover occurs from V_{DD} to V_{BACKUP}, see Level Switching Mode (LSM).

Function Overview:

When a valid backup switchover condition occurs (direct or level switching mode) and the internal power supply switches to the V_{BACKUP} voltage (VBACKUP Power state) the following sequence applies:

- The Backup Switch Flag BSF is set and, if BSIE bit is 1 (EEPROM 37h), an interrupt will be generated on INT pin and remains as long as BSF is not cleared to 0. If BSIE is 0 no interrupt will be generated (see Automatic BACKUP Switchover Interrupt Function).
- The I²C-bus interface is automatically disabled (high impedance) and reset.
- EVI input remains active for interrupt generation, interrupt driven clock output and time stamp function
- CLKOUT pin is held LOW during VBACKUP Power state.
- The interrupt output pin $\overline{\text{INT}}$ remains active in VBACKUP Power state for any previously configured interrupt condition.
- Going into VBACKUP Power state can be used as a time stamp condition (see TIME STAMP Function).
- The backup switchover condition can also be used to enable the clock output on CLKOUT pin automatically, when again in VDD Power state (see <u>Automatic BACKUP Switchover Interrupt Function</u>).



The Backup Switch Flag BSF can be cleared using the I^2C -bus interface as soon as the circuit resumes from V_{BACKUP} Power state and switched back to V_{DD} .

Note: After the device has switched back from V_{BACKUP} Power state to VDD Power state the I^2C interface has to be reinitialized by sending a STOP followed by a START (see also I2C-BUS in Switchover Condition).

7.2.1. SWITCHOVER DISABLED

The automatic backup switchover function is disabled when the BSM field (EEPROM 37h) is set to 00 (default value on delivery). Used when only one power supply is available.

- The power supply is applied on V_{DD} pin.
- V_{BACKUP} pin must be tied to V_{SS} with a 10 k Ω resistor.
- The battery flag BSF is always logic 0.

7.2.2. DIRECT SWITCHING MODE (DSM)

This mode is selected with BSM = 01 (EEPROM 37h).

- If $V_{DD} > V_{BACKUP}$ the internal power supply is V_{DD} .
- If $V_{DD} < V_{BACKUP}$ the internal power supply is V_{BACKUP} .

The Direct Switching Mode is useful in systems where V_{DD} is higher than V_{BACKUP} at all times (for example, V_{DD} = 5.0 V, V_{BACKUP} = 3.5 V). If the V_{DD} and V_{BACKUP} values are similar (for example, V_{DD} = 3.3 V, $V_{BACKUP} \ge 3.0$ V), the Direct Switching Mode is not recommended.

In Direct Switching Mode, the power consumption is reduced compared to the Level Switching Mode (LSM) because the monitoring of V_{BACKUP} and V_{DDSW} is not performed (typical I_{VDD:DIRECT} = 95 nA).

Note that the circuit needs in worst case 2 ms to react when the mode is changed from Standby Mode or Backup Switchover Disabled to DSM.

Backup switchover in Direct Switching Mode and with Backup Switchover Interrupt enabled with BSIE = 1 (EEPROM 37h):




Figure 7-1 Direct Switching Mode



7.2.3. STANDBY MODE

When the device is first powered up from the backup supply (V_{BACKUP}) but without a main supply (V_{DD}), the device automatically enters the Standby Mode. In Standby Mode the device does not draw any power from the backup source until the device is powered up from the main power supply V_{DD} .

It is also possible to enter into Standby Mode when the device is already supplied by the main power supply V_{DD} and a backup supply V_{BACKUP} is connected. To enter the Standby Mode, the BSM field (EEPROM 37h) has to be set logic 10. Then the main power supply V_{DD} must be removed. As a result of it, the device enters the Standby Mode and does not draw any current from the backup supply before it is powered up again from main supply V_{DD} and set to a switchover mode.

7.2.4. LEVEL SWITCHING MODE (LSM)

This mode is selected with BSM = 11 (EEPROM 37h).

- If $V_{DD} > V_{BACKUP} OR V_{DD} > V_{DDSW}$, the internal power supply is V_{DD} .
- If V_{DD} < V_{BACKUP} AND V_{DD} < V_{DDSW} (AND V_{BACKUP} > V_{DDSW}), the internal power supply is V_{BACKUP}.

In Level Switching Mode, the power consumption is increased compared to the Direct Switching Mode (DSM) because of the monitoring of V_{BACKUP} and V_{DDSW} (typical I_{VDD:LEVEL} = 115 nA). See also typical characteristics in level switching mode in section Error! Reference source not found..

Note that the circuit needs in worst case 15.625 ms to react when the mode is changed from Standby Mode or Backup Switchover Disabled to LSM.

Backup switchover in Level Switching Mode and with Backup Switchover Interrupt enabled with BSIE = 1 (EEPROM 37h):




Figure 7-2 Level Switching Mode



7.3. TRICKLE CHARGER

The device supporting the V_{BACKUP} pin include a trickle charging circuit which allows a battery or supercapacitor connected to the V_{BACKUP} pin to be charged from the power supply connected to the V_{DD} pin. The circuit of the Trickle Charger is shown in the following Figure. The Trickle Charger is enabled with bit TCE (EEPROM 37h). The series current limiting resistor is selected by the TCR field (EEPROM 37h) as shown in the Figure (default value on delivery is 1 k Ω). A schottky diode, with a typical voltage drop of 0.25 V, is inserted in the charging path.

Trickle Charger:




Figure 7-3 Trickle Charger configuration

The trickle charger is disabled when the device is in VBACKUP Power state.

7.4. PROGRAMMABLE CLOCK OUTPUT

Six different frequencies or the countdown timer interrupt signal can be output on CLKOUT pin, the signal selection is done in the FD field (EEPROM 35h).

- 32.768 kHz, direct from Xtal oscillator, not tuned.
- 8192 Hz, 1024 Hz, 64 Hz, 32 Hz, 1 Hz; divided Xtal oscillator frequencies, digitally tuned according to the oscillator offset value EEOffset (EEPROM 36h and 37h).
- Timer interrupt is controlled by the Countdown Timer Control Registers and the Control 1 register.

The initial original clock signal (32.768 kHz) is initiated for switching on/off at his negative edge, a subsequently selected clock signal is taking over on his negative edge by controlling bits CLKF, CLKOE and FD field, in-between CLKOUT is tied to Vss.

CLKOUT is tied to V_{SS} in VBACKUP Power state independent of the CLKOUT configuration settings.

The frequency output can be controlled directly via the I^2C -bus interface commands (normal operation) or can be interrupt driven to allow waking up an external system by supplying a clock.

At POR the synchronization function is active since the bit CLKSY is set to 1 (default), the 32.768 kHz frequency is output to CLKOUT pin since the bit CLKOE is set to 1 (default) and FD field is set to 000 (default). Hint: These are the default values on delivery, stored in the Configuration EEPROM with RAM mirror. To customize these POR values, the user can change the values in the Configuration EEPROM.



7.4.1. CLKOUT FREQUENCY SELECTION

A programmable square wave is available at pin CLKOUT. Operation is controlled by the FD field (EEPROM 35h). Frequencies from 32.768 kHz (Default value on delivery) to 1 Hz and countdown timer interrupt can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the crystal oscillator.

Pin CLKOUT is a push-pull output that is enabled at power on (Default value on delivery). CLKOUT can be disabled by setting CLKOE bit to 0 or FD field to 111. When disabled, the CLKOUT pin is LOW.

The RESET bit function can affect the CLKOUT signal depending on the selected frequency. When 1 is written to the RESET bit and the CLKOUT is enabled, the CLKOUT pin goes LOW for the frequencies 1024 Hz to 1 Hz (for more details, see **RESET bit Function**).

CLKOUT Frequency Selection:

FD	CLKOUT Frequency Selection	When 1 is written to the RESET bit
000	32.768 kHz –Default value on delivery	No effect
001	8192 Hz ⁽¹⁾	No effect
010	1024 Hz ⁽¹⁾	CLKOUT goes LOW
011	64 Hz ⁽¹⁾	CLKOUT goes LOW
100	32 Hz ⁽¹⁾	CLKOUT goes LOW
101	1 Hz ⁽¹⁾	CLKOUT goes LOW
110	Predefined periodic countdown timer interrupt (1) (2)	CLKOUT goes LOW
111	CLKOUT = LOW	No effect

 $^{^{(1)}}$ 8192 Hz to 1 Hz clock pulses and the timer interrupt pulses can be affected by correction pulses (see **Frequency OFFSET Correction**).

Table 65 CLKOUT Frequency Selection

7.4.2. NORMAL CLOCK OUTPUT

Writing bit CLKOE to 1 will drive the selected frequency on CLKOUT, writing CLKOE to 0 will clear the selected frequency on CLKOUT.

7.4.3. INTERRUPT CONTROLLED CLOCK OUTPUT

Writing 1 to CLKIE the occurrence of the selected interrupt condition allows frequency output on CLKOUT. This function allows waking up an external system by outputting a clock.

Writing 0 to CLKIE will disable new interrupts from driving frequencies on CLKOUT, but if there is already an active interrupt driven frequency output (CLKF flag is set), the active frequency output will not be stopped. Writing the CLKF flag to 0 will clear the flag and frequency output will stop. Normal and Interrupt controlled clock output can be activated concurrently.

⁽²⁾ CLKSY bit has no effect.



7.4.4. SYNCHRONIZED ENABLE/DISABLE

The enabled Synchronized CLKOUT Enable/Disable function (CLKSY = 1) consists of two sub-functions.

- Synchronized CLKOUT enable. For enabling clock output on CLKOUT pin the internal first negative clock edge of the selected clock source (FD field) is detected after CLKF or CLKOE are set.
- Synchronized CLKOUT disable. Clock output on CLKOUT will be disabled at the next negative clock edge of the selected clock source (FD field) after both CLKF and CLKOE are cleared and after the I²C-bus interface stop condition. When disabled, CLKOUT is tied to Vss.

(CLKF and CLKOE = 0 → disable condition → next negative clock edge → CLKOUT driven to Vss)

Synchronized CLKOUT Enable/Disable times (CLKSY = 1):




Figure 7-4 Frequency Output configuration


Hint: Glitch free frequency change on CLKOUT requires clearing flag CLKF and bit CLKOE to 0 before the new clock is selected in FD field

(CLKF and CLKOE = $0 \rightarrow$ disable condition \rightarrow next negative clock edge \rightarrow CLKOUT driven to V_{SS} \rightarrow FD field selection \rightarrow CLKF and/or CLKOE = $1 \rightarrow$ enable condition \rightarrow next negative clock edge)



7.4.5. CLOCK OUTPUT SCHEME

Complete frequency output scheme:



- (1) See Interrupt Scheme.
 - Note that, when EIE is set and the flag EVF was cleared, the internal signal EI is generated when an External Event on EVI pin occurs, or when an Automatic Backup Switchover occurs when TSS and TSE are set to 1.
- (2) Default value on delivery for CLKOE and CLKSY (EEPROM 35h).
- (3) For the timer interrupt signal TI, the CLKSY bit has no effect.
- (4) When a frequency is enabled and the RTC module is in VBACKUP Power state, CLKOUT pin is LOW. When again in VDD Power state, CLKOUT pin outputs the frequency.

Figure 7-5 Frequency Output scheme



7.5. SETTING AND READING THE TIME

Data flow and data dependencies starting from the 1 Hz clock tick:




Figure 7-6 Setting and Reading the Time

During read/write operations, all clock and calendar registers (00h to 06h) are blocked for 950 ms second. The clock counter increment (1 Hz tick) is inhibited during I²C access to the EM3028 to allow coherent data values. A counter increment (maximum one 1 Hz tick) occurring during inhibition time is memorized and will be realized after the I²C stop condition.

Exception: If during the inhibition time the Seconds register was written by an I²C command the prescaler from 4096 Hz to 1 Hz will be reset. Resetting the prescaler will have an influence on the length of the current clock period on all subsequent peripherals (clock and calendar, CLKOUT, timer clock, update timer clock, UNIX clock, EVI input filter). Writing to the Seconds register has the same effect as setting RESET bit to 1 (see **RESET bit Function**).

When the read/write access has been terminated within 950 milliseconds (t < 950 ms), the time circuit is de-blocked immediately and any pending request to increment the time counters that occurred during a read access is correctly applied. Maximal one 1 Hz tick can be handled (see Figure 7-7 Access time for Read/Write Operations).

Access time for read/write operations:




Figure 7-7 Access time for Read/Write Operations

Because of this method, it is very important to make a read or write access in one go, that is, setting or reading seconds through to years should be made in one single access. Failing to comply with this method could result in the time becoming corrupted.



7.5.1. SETTING THE TIME

Advantage of register blocking during setting the time:

- Register blocking prevents faulty writing to the clock and calendar during an I²C write access (no incrementing of time registers during the write access).
- A possible 1 Hz tick occurring during the write access will be dropped.

The divider chain is reset whenever the Seconds register is written. This feature can be used to make a synchronized time setting. The other method is to use the **RESET bit Function**)..

7.5.2. READING THE TIME

Advantage of register blocking and memorization of one 1 Hz tick during reading the time:

- Register blocking prevents faulty reading of the clock and calendar during an I²C read access (no incrementing of time registers during the read access).
- After reading, one memorized 1 Hz tick can be handled. Clock and calendar are updated.
- No second reading is needed. The read data are coherent.

Hint: The UNIX Time counter does not know such register blocking (see UNIX Time Counter).



7.6. EEPROM READ/WRITE

7.6.1. POR REFRESH (ALL CONFIGURATION EEPROM → RAM)

Read of all Configuration EEPROM registers at Power On Reset (POR):

At power up a refresh of the RAM mirror values by the values in the Configuration EEPROM is automatically generated (see **Register Reset Values Summary**). The time of this first refreshment is ~66 ms. The EEbusy bit in the register Status (0Eh) can be used to monitor the status of the refreshment.

7.6.2. AUTOMATIC REFRESH (ALL CONFIGURATION EEPROM → RAM)

Read all Configuration EEPROM registers automatically:

- To keep the integrity of the configuration data, all data of the Configuration RAM are refreshed by the data in the Configuration EEPROM each 24 hours, at date increment (1 second before midnight).
- Refresh is only active when EM3028 is not in VBACKUP mode and not disabled by EERD (EEPROM Memory Refresh Disable) bit.

7.6.3. REFRESH (ALL CONFIGURATION EEPROM → RAM)

Read all Configuration EEPROM registers:

- Before starting to read the configuration stored in the EEPROM, the auto refresh of the registers from the EEPROM has to be disabled by writing 1 into the EERD control bit.
- Then the actual configuration can be read from the Configuration EEPROM registers, writing the command 00h into the register EEcmd, and then the second command 12h into the register EEcmd will start the copy of the configuration into the RAM.
- When the transfer is finished (EEbusy = 0), the user can enable again the auto refresh of the registers by writing 0 into the EERD bit in the Control 1 register.

7.6.4. UPDATE (ALL CONFIGURATION RAM → EEPROM)

Write to all Configuration EEPROM registers:

- Before starting to change the configuration stored in the EEPROM, the auto refresh of the registers from the EEPROM has to be disabled by writing 1 into the EERD control bit.
- Then the new configuration can be written into the configuration RAM registers, when the whole new configuration is in the registers, writing the command 00h into the register EEcmd, then the second command 11h into the register EEcmd will start the copy of the configuration into the EEPROM.
- When the transfer is finished (EEbusy = 0), the user can enable again the auto refresh of the registers by writing 0 into the EERD bit in the Control 1 register.

7.6.5. READ ONE EEPROM BYTE (EEPROM → RAM-EEDATA)

Read one EEPROM byte from Configuration EEPROM or User EEPROM registers:

- Before starting to read a byte in the EEPROM, the auto refresh of the registers from the EEPROM has to be disabled by writing 1 into the EERD control bit.
- To read a single byte from EEPROM, the address to be read from is put in the EEaddr register, then the command 00h is written in the EEcmd register, then the second command 22h is written in the EEcmd register and the resulting byte can be read from the EEdata register.
- When the transfer is finished (EEbusy = 0), the user can enable again the auto refresh of the registers by writing 0 into the EERD bit in the Control 1 register.

7.6.6. WRITE TO ONE EEPROM BYTE (RAM-EEDATA → EEPROM)

Write to one EEPROM byte of the Configuration EEPROM or User EEPROM registers:

- Before starting to change data stored in the EEPROM, the auto refresh of the registers from the EEPROM
 has to be disabled by writing 1 into the EERD control bit.
- To write a single byte to EEPROM, the address to be written to is put in the EEaddr register and the data to be written is put in the EEdata register, then the command 00h is written in the EEcmd register, then a second command 21h is written in the EEcmd register to start the EEPROM write.
- When the transfer is finished (EEbusy = 0), the user can enable again the auto refresh of the registers by writing 0 into the EERD bit in the Control 1 register.



7.6.7. EEBUSY BIT

The set EEbusy status bit (bit 7 in the Status register 0Eh) indicates that the EEPROM is currently handling a read or write request and will ignore any further commands until the current one is finished. At power up a refresh is automatically generated. The time of this first refreshment is ~66 ms. After the refreshment is finished; EEbusy is cleared to 0 automatically. The cleared EEbusy status bit indicates that the EEPROM transfer is finished.

To prevent access collision between the internal automatic EEPROM refresh cycle (EERD = 0) and external EEPROM read/write access through interface the following procedures can be applied.

Set EERD = 1 Automatic EEPROM Refresh needs to be disabled before EEPROM access.

Check for EEbusy = 0 Access EEPROM only if not busy.

• Clear EERD = 0 It is recommended to enable Automatic EEPROM Refresh at the end of read/write

• Write EEPROM Wait 10 ms after each written EEPROM register before checking for EEbusy = 0 to allow internal data transfer.




Figure 7-8 EEbusy bit

Note: In VDD Power state a minimum voltage of $V_{PROG} = 1.5 \text{ V}$ during the whole EEPROM write procedure is required; i.e. until EEbusy = 0.



7.6.8. EEPROM READ/WRITE CONDITIONS

During a read/write of the EEPROM, if the V_{DD} supply drops, the device will continue to operate and communicate until a switchover to V_{BACKUP} occurs (in DSM or LSM mode). It is not recommended to operate during this time and all I²C communication should be halted as soon as V_{DD} failure is detected.

During the time that data is being written to the EEPROM, V_{DD} should remain above the minimum programming voltage $V_{PROG} = 1.5 \text{ V}$. If at any time V_{DD} drops below this voltage, the data written to the device get corrupted.

To program the EEPROM, the backup switchover circuit must switch back to the main power supply V_{DD} . See also **Automatic BACKUP Switchover Interrupt Function**.

7.7. USE OF THE CONFIGURATION EEPROM WITH RAM MIRROR REGISTERS

The best practice method to use the Configuration EEPROM with RAM mirror registers at addresses 2Bh and 30h to 37h is to make all Configuration settings in the RAM first and then to update all Configuration EEPROMs by the Update command EEcmd = 11h, see Update (All Configuration RAM → EEPROM).

Edit the Configuration settings:

- 1. Enter the correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 2. Disable automatic refresh (EERD = 1)
- 3. Edit Configuration settings (RAM)
 - a. For changing Password EEPW, see User Programmable Password
- 4. Enter correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 5. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 6. Enable automatic refresh (EERD = 0)
- 7. Enter an incorrect password PW (PW ≠ EEPW) to (PW0 to PW3) to lock the device



7.8. INTERRUPT OUTPUT

The interrupt pin $\overline{\text{INT}}$ can be triggered by six different functions:

- Periodic Countdown Timer Interrupt F
- Periodic Time Update Interrupt F
- Alarm Interrupt F
- External Event F
- Automatic BACKUP Switchover Interrupt F
- POWER ON RESET Interrupt F

7.8.1. SERVICING INTERRUPTS

The INT pin can indicate six types of interrupts. It outputs the logic OR operation result of these interrupt outputs. When an interrupt is detected (when INT pin produces a negative pulse or is at low level), the TF, UF, AF, EVF, BSF and PORF flags can be read to determine which interrupt event has occurred.

To keep INT pin from changing to low level, clear the TIE, UIE, AIE, EIE and BSIE (EEPROM 37h) and PORIE (EEPROM 35h) bits. To check whether an event has occurred without outputting any interrupts via the INT pin, software can read the TF, UF, AF, EVF, BSF and PORF interrupt flags (polling).

Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.



7.8.2. INTERRUPT SCHEME





Figure 7-9 Interrupt Scheme (Part 1)

(3) See Clock Output Scheme.





- (2) When bits TIE, UIE, AIE, EIE and BSIE (EEPROM 37h) and PORIE (EEPROM 35h) are disabled, pin INT remains high impedance.
- (3) See Clock Output Scheme.
 - Note that, when EIE is set and the flag EVF was cleared, the internal signal EI is generated when an External Event on EVI pin occurs, or when an Automatic Backup Switchover occurs when TSS and TSE are set 1.
- (4) Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.

Figure 7-10 Interrupt Scheme (Part 2)



7.9. PERIODIC COUNTDOWN TIMER INTERRUPT FUNCTION

The Periodic Countdown Timer Interrupt function generates an interrupt event once or periodically at any period set from 244.14 µs to 4095 minutes.

If TRPT is set to 0 (default), Single Mode is selected. In Single Mode the counter will stop after reaching 0 and bit TE will be reset.

TRPT bit has to be set to 1 if periodic countdown is needed (Repeat Mode). In Repeat Mode the timer will be reloaded with the Timer Value from the Timer Value 0 and Timer Value 1 registers. This will repeat until TE is cleared or TRPT will be set to 0. In later case the countdown will stop when the timer reaches 0 for the next time and TE will be cleared. Loading the Timer Value with 0 stops the timer, interrupt is cleared and the flag TF is reset.

When starting the countdown timer for the first time, only the first period does not have a fixed duration. The amount of inaccuracy for the first timer period depends on the selected source clock (see **First Period Duration**).


When an interrupt event is generated, the $\overline{\text{INT}}$ pin goes to the low level and the TF flag is set to 1 to indicate that an event has occurred. The output on the $\overline{\text{INT}}$ pin is only effective if the TIE bit in the Control 2 register is set to 1. The low-level output signal on the $\overline{\text{INT}}$ pin is automatically cleared after the Auto reset time t_{RTN1} . t_{RTN1} = 122 µs (TD = 00) or t_{RTN1} = 7.813 ms (TD = 01, 10, 11).

When bit TIE is set to 1, the internal countdown timer interrupt pulse (TI) can be used to enable the clock output on CLKOUT pin automatically, when bits CTIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field. The interrupt pulses (TI) can even be used as CLKOUT frequency, when selecting 110 in the FD field (see Clock Output Scheme).



7.9.1. PERIODIC COUNTDOWN TIMER DIAGRAM

Diagram of the Periodic Countdown Timer Interrupt function: In Repeat Mode (TRPT = 1). Countdown Timer Signal on CLKOUT (CLKOE = 1 and FD = 110).



- The Periodic Countdown Timer starts from the preset Timer Value when writing a 1 to the TE bit. The countdown is based on the Timer Clock Frequency. For Repeat Mode, TRPT has to be set to 1.
- When the count value reaches 000h, an interrupt event occurs. After the interrupt, when TRPT = 1, the counter is automatically reloaded with the preset Timer Value, and starts again the countdown.
- ^③ When a Periodic Countdown Timer Interrupt occurs, the TF flag is set to 1.
- The TF flag retains 1 until it is cleared to 0 by software.
- (5) If the TIE bit is 1 and a Periodic Countdown Timer Interrupt occurs, the INT and CLKOUT output pins go low.
- ^⑥ The INT and CLKOUT output pins remains LOW during the Auto reset time t_{RTN1}, and then they are automatically cleared to 1. The TD field determines the Timer Clock Frequency and the Auto reset time t_{RTN1}. t_{RTN1} = 122 μs (TD = 00) or t_{RTN1} = 7.813 ms (TD = 01, 10, 11).
- When a 0 is written to the TE bit, the Periodic Countdown Timer function is stopped and the INT and CLKOUT pins are cleared after the Auto reset time t_{RTN1}.
- $^{\textcircled{8}}$ If the $\overline{\text{INT}}$ and CLKOUT pins are LOW, their status do not change when the TF flag is cleared to 0.
- $^{\textcircled{9}}$ If the $\overline{\text{INT}}$ pin is LOW, its status changes as soon as the TIE bit value is cleared to 0.

Figure 7-11 Periodic Countdown Timer Interrupt



7.9.2. USE OF THE PERIODIC COUNTDOWN TIMER INTERRUPT

The following registers, fields and bits are related to the Periodic Countdown Timer Interrupt and Automatic Clock output function:

- Timer Value 0 Register (0Ah) (see Periodic Countdown Timer Control Registers)
- Timer Value 1 Register (0Bh) (see Periodic Countdown Timer Control Registers)
- Timer Status 0 Register (0Ch) (see Periodic Countdown Timer Control Registers)
- Timer Status 1 shadow Register (0Dh) (see Periodic Countdown Timer Control Registers)
- TF flag (see Configuration Registers, 0Eh Status)
- TRPT bit, TE bit and TD field (see Configuration Registers, 0Fh Control 1)
- TIE bit (see Configuration Registers, 10h Control 2)
- CTIE bit (see Configuration Registers, 12h Clock Interrupt Mask)

For selecting Countdown Timer Signal for CLKOUT pin (CLKOE = 1 and FD = 110):

• CLKOE bit and FD field (see **EEPROM CLKOUT Register**)

Prior to entering any timer settings for the Periodic Countdown Timer Interrupt, it is recommended to write a 0 to the TIE and TE bits to prevent inadvertent interrupts on $\overline{\text{INT}}$ pin. When 1 is written to the RESET bit, the Periodic Countdown Timer Interrupt function is retarded. When the Periodic Countdown Timer Interrupt function is not used, one Timer Value register (0Ah) can be used as RAM byte. The Timer Clock Frequency selection field TD is used to set the countdown period (source clock) for the Periodic Countdown Timer Interrupt function (four settings are possible).

Procedure to use the Periodic Countdown Timer Interrupt function and Automatic Clock output function:

- 1. Initialize bits TE, TIE and TF to 0. In that order, to prevent inadvertent interrupts on INT pin.
- 2. Set TRPT bit to 1 if periodic countdown is needed (Repeat Mode).
- 3. Choose the Timer Clock Frequency and write the corresponding value in the TD field.
- 4. Choose the Countdown Period based on the Timer Clock Frequency, and write the corresponding Timer Value to the registers Timer Value 0 (0Ah) and Timer Value 1 (0Bh). See following table.
- 5. Set the TIE bit to 1 if you want to get a hardware interrupt on INT pin.
- 6. Set CTIE bit to 1 to enable clock output when a timer interrupt occurs. See also Clock Output S.
- 7. Set the TIE and CLKOE bits to 1 and the FD field to 110 if you want to get the timer signal on CLKOUT.
- 8. Set the TE bit from 0 to 1 to start the Periodic Countdown Timer. The countdown starts at the rising edge of the SCL signal after Bit 0 of the Address 0Fh is transferred. See subsequent Figure that shows the start timing.

Countdown Period in seconds:

Countdown Period =
$$\frac{\text{Timer Value}}{\text{Timer Clock Frequency}}$$

Timer Value	Countdown Period						
(0Ah and 0Bh)	TD = 00 (4096 Hz)	TD = 01 (64 Hz)	TD = 10 (1 Hz)	TD = 11 (1/60 Hz))			
0	-	-	-	-			
1	244.14 µs	15.625 ms	1 s	1 min			
2	488.28 µs	31.25 ms	2 s	2 min			
:	:	:	:	:			
41	10.010 ms	640.63 ms	41 s	41 min			
205	50.049 ms	3.203 s	205 s	205 min			
410	100.10 ms	6.406 s	410 s	410 min			
2048	500.00 ms	32.000 s	2048 s	2048 min			
:	:	:	:	:			
4095 (FFFh)	0.9998 s	63.984 s	4095 s	4095 min			

Table 66 Timer, Countdown Period






Figure 7-12 Periodic Countdown Timer Interrupt




Figure 7-13 Periodic Countdown Timer Interrupt, countdown starting synchronization



7.9.3. FIRST PERIOD DURATION

When the TF flag is set, it indicates that an interrupt signal on $\overline{\text{INT}}$ is generated if this mode is enabled. See Section Interrupt Output for details on how the interrupt can be controlled.

When starting the timer for the first time, the first period has an uncertainty. The uncertainty is a result of the enable instruction being generated from the interface clock which is asynchronous from the Timer Clock Frequency. Subsequent timer periods do not have such deviation. The amount of deviation for the first timer period depends on the chosen Timer Clock Frequency, see following Table.

First period duration for Timer Value n⁽¹⁾:

TD	Timer Clock	First perio	Subsequent		
טו	Frequency	Minimum Period	Maximum Period	periods duration	
00	4096 Hz	n * 244 μs	(n + 1) * 244 μs	n * 244 µs	
01	64 Hz	n * 15.625 ms	(n +1) * 15.625 ms	n * 15.625 ms	
10	1 Hz	n * 1 s	n * 1 s + 15.625 ms	n * 1 s	
11	1/60 Hz	n * 60 s	n * 60 s + 15.625 ms	n * 60 s	
(1) Timer Values n from 1 to 4095 are valid. Loading the counter with 0 stops the timer					

Table 67 Timer, First Period Duration

At the end of every countdown, the timer sets the Periodic Countdown Timer Flag (bit TF in Status Register). Bit TF can only be cleared by command. When enabled, a pulse is generated at the interrupt pin INT.

When reading the Timer Value (Timer Value 0 and Timer Value 1), the preset value is returned and not the actual value. The actual value of the Periodic Countdown Timer can be read in the registers Timer Status 0 and Timer Status 1.



7.10. PERIODIC TIME UPDATE INTERRUPT FUNCTION


The Periodic Time Update Interrupt function generates an interrupt event periodically at the One-Second or the One-Minute update time, according to the selected timer source with bit USEL.

When an interrupt event is generated, the $\overline{\text{INT}}$ pin goes to the low level and the UF flag is set to 1 to indicate that an event has occurred. The output on $\overline{\text{INT}}$ pin is only effective if UIE bit in Control 2 register is set to 1. The low-level output signal on the $\overline{\text{INT}}$ pin is automatically cleared after the Auto reset time t_{RTN2} . t_{RTN2} = 500 ms (Second update) or t_{RTN2} = 7.813 ms (Minute update).

When bit UIE is set to 1, the internal update interrupt pulse (UI) can be used to enable the clock output on CLKOUT pin automatically, when bits CUIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field (see Clock Output Scheme).

7.10.1. PERIODIC TIME UPDATE DIAGRAM

Diagram of the Periodic Time Update Interrupt function:



- $^{\textcircled{1}}$ A Periodic Time Update Interrupt event occurs when the internal clock value matches either the second or the minute update time. The USEL bit determines whether it is the Second or the Minute period with the corresponding Auto reset time t_{RTN2} . t_{RTN2} = 500 ms (Second update) or t_{RTN2} = 7.813 ms (Minute update).
- When a Periodic Time Update Interrupt occurs, the flag UF is set to 1.
- ^③ The UF flag retains 1 until it is cleared to 0 by software.
- $^{\textcircled{4}}$ If the UIE bit is 1 and a Periodic Time Update Interrupt occurs, the $\overline{\text{INT}}$ pin output goes low.
- $^{\textcircled{5}}$ The $\overline{\text{INT}}$ pin output remains low during the Auto reset time t_{RTN2} , and then it is automatically cleared to 1.
- $^{\textcircled{6}}$ If the $\overline{\text{INT}}$ pin is low, its status does not change when the UF flag is cleared to 0.
- \bigcirc If the $\overline{\text{INT}}$ pin is low, its status changes as soon as the UIE bit value is cleared to 0.

Figure 7-14 Periodic Time Update Interrupt



7.10.2. USE OF THE PERIODIC TIME UPDATE INTERRUPT

The following bits are related to the Periodic Time Update Interrupt and Automatic Clock output function:

- UF flag (see Configuration Registers, 0Eh Status)
- USEL bit (see Configuration Registers, 0Fh Control 1)
- UIE bit (see Configuration Registers, 10h Control 2)
- CUIE bit (see Configuration Registers, 12h Clock Interrupt Mask)

Prior to entering any other settings, it is recommended to write a 0 to the UIE bit to prevent inadvertent interrupts on $\overline{\text{INT}}$ pin. The Periodic Time Update Interrupt function cannot be fully stopped, but by writing a 0 in the UIE bit, it prevents the occurrence of a hardware interrupt on the $\overline{\text{INT}}$ pin.

When 1 is written to the RESET bit (see **Configuration Registers**, 10h – Control 2) the divider chain is reset and the Periodic Time Update Interrupt will be retarded. The reset function only interrupts the Periodic Time Update Interrupt function but does not turn it off.

Procedure to use the Periodic Time Update Interrupt and Automatic Clock output function:

- 1. Initialize bits UIE and UF to 0.
- 2. Choose the timer source clock and write the corresponding value in the USEL bit.
- 3. Set the UIE bit to 1 if you want to get a hardware interrupt on INT pin.
- 4. Set CUIE bit to 1 to enable clock output when a time update interrupt occurs. See also Clock Output Scheme.
- 5. The first interrupt will occur after the next event, either second or minute change.



7.11. ALARM INTERRUPT FUNCTION


The Alarm Interrupt function generates an interrupt for alarm settings such as weekday/date, hour and minute settings.

When an interrupt event is generated, the $\overline{\text{INT}}$ pin goes to the low level and the AF flag is set to 1 to indicate that an event has occurred. The output on the $\overline{\text{INT}}$ pin is only effective if the AIE bit in the Control 2 register is set to 1.

When bit AIE is set to 1, the internal alarm interrupt signal (AI) can be used to enable the clock output on CLKOUT pin automatically, when bits CAIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field (see Clock Output Scheme).

7.11.1. ALARM DIAGRAM

Diagram of the Alarm Interrupt function:



- ① A weekday/date, hour or minute alarm interrupt event occurs when all selected Alarm registers (AE_x bits) match to the respective counters. The WADA bit determines whether it is the weekday or date.
- When an Alarm Interrupt event occurs, the AF flag is set to 1.
- (3) The AF flag retains 1 until it is cleared to 0 by software.
- ④ If the AIE bit is 1 and an Alarm Interrupt occurs, the INT pin output goes low.
- $^{(5)}$ If the AIE value is changed from 1 to 0 while the $\overline{\text{INT}}$ pin output is low, the $\overline{\text{INT}}$ pin immediately changes its status. While the AF flag is 1, the $\overline{\text{INT}}$ status can be controlled by the AIE bit.
- $^{\textcircled{6}}$ If the $\overline{\text{INT}}$ pin is low, its status changes as soon as the AF flag is cleared from 1 to 0.
- \bigcirc If the AIE bit value is 0 when an Alarm Interrupt occurs, the $\overline{\text{INT}}$ pin status does not go low.

Figure 7-15 Alarm Interrupt



7.11.2. USE OF THE ALARM INTERRUPT

The following registers and bits are related to the Alarm Interrupt and Automatic Clock output function:

- Minutes Register (01h) (see Clock Registers)
- Hours Register (02h) (see Clock Registers)
- Weekday Register (03h) (see Calendar Registers)
- Date Register (04h) (see Calendar Registers)
- Minutes Alarm Register and AE M bit (07h) (see Alarm Registers)
- Hours Alarm Register and AE H bit (08h) (see Alarm Registers)
- Weekday/Date Alarm Register and AE_WD bit (09h) (see Alarm Registers)
- AF flag (see Configuration Registers, 0Eh Status)
- WADA bit (see Configuration Registers, 0Fh Control 1)
- AlE bit (see Configuration Registers, 10h Control 2)
- CAIE bit (see Configuration Registers, 12h Clock Interrupt Mask)

Prior to entering any timer settings for the Alarm Interrupt, it is recommended to write a 0 to the AlE bit to prevent inadvertent interrupts on $\overline{\text{INT}}$ pin. When 1 is written to the RESET bit, an Alarm Interrupt function event can be retarded. When the Alarm Interrupt function is not used, one Byte (07h) of the Alarm registers can be used as RAM byte. In such case, be sure to write a 0 to the AlE bit (if the AlE bit value is 1 and the Alarm register is used as RAM register, $\overline{\text{INT}}$ may change to low level unintentionally).

Procedure to use the Alarm Interrupt and Automatic Clock output function:

- 1. Initialize bits AIE and AF to 0.
- 2. Choose weekday alarm or date alarm (weekday/date) by setting the WADA bit. WADA = 0 for weekday alarm or WADA = 1 for date alarm.
- 3. Write the desired alarm settings in registers 07h to 09h. The three alarm enable bits, AE_M, AE_H and AE_WD, are used to select the corresponding register that has to be taken into account for match or not. See the following table.
- 4. Set CAIE bit to 1 to enable clock output when an alarm occurs. See also Clock Output S.
- 5. Set the AIE bit to 1 if you want to get a hardware interrupt on INT pin.

Alarm Interrupt:

Alarm enable bits		Alarm event			
AE_H	AE_M				
0	0	When minutes, hours and weekday/date match (once per weekday/date)			
0	1	When hours and weekday/date match (once per weekday/date)			
1	0	When minutes and weekday/date match (once per hour per weekday/date)			
1	1	When weekday/date match (once per weekday/date)			
0	0	When hours and minutes match (once per day)			
0	1	When hours match (once per day)			
1	0	When minutes match (once per hour)			
1	1	All disabled – Default value			
	AE_H 0 0 1 1 0 0 1	AE_H AE_M 0 0 0 1 1 0 1 1 0 0 0 1 1 0			

AE_x bits (where x is WD, H or M)

AE x = 0: Alarm is enabled

AE x = 1: Alarm is disabled – Default value

Table 68 Alarm Interrupt



7.12. EXTERNAL EVENT FUNCTION

The External Event Interrupt and the Time Stamp function are enabled by the control bits EIE, TSS and TSE. Depending of the EHL bit a high level (positive edge) or low level (negative edge) signal can be regarded as an event and furthermore a digital glitch filtering is applied to the EVI signal when selecting a sampling period in the ET field.

If enabled (EIE = 1, TSS = 0, TSE = 1 and EVF flag was cleared to 0 before) and an External Event on EVI pin is detected, the clock and calendar registers are captured and copied into the Time Stamp registers, the $\overline{\text{INT}}$ is issued and the EVF flag is set to 1 to indicate that an external event has occurred.


When bit EIE is set to 1, the internal event interrupt signal (EI) can be used to enable the clock output on CLKOUT pin automatically, when bits CEIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field (see Clock Output Scheme).

Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.



7.12.1. EXTERNAL EVENT DIAGRAM

Diagram of the External Event function. Example with positive edge/level detection (EHL = 1):



- Initialize clock and calendar and set TSE bit to 1 if Time Stamp is needed and EIE bit to 1 if interrupt on INT pin is required. The EVF flag needs to be cleared to reset the INT pin and to prepare the system for an event. In this example, EHL is set to 1 for positive edge detection. The Time Stamp Source Selection bit TSS = 0 for External Event function.
- ² An External Event on EVI pin is detected. Pay attention to the debounce time when using the filtering (ET field). The value (A+1) is captured/copied into the TS registers and the value in the Count TS register is incremented by one. The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- ^③ When an External Event Interrupt occurs, the EVF flag is set to 1.
- (4) If the EIE bit is 1 and an External Event Interrupt occurs, the INT pin output goes low.
- (5) The EVF flag retains 1 until it is cleared to 0 by software.
- No interrupt occurs on INT pin because the EVF flag was not set back to 0. But, new value (A+2) is captured in the TS registers if the Time Stamp overwrite bit TSOW is set to 1.
- If the INT pin is low, its status changes as soon as the EVF flag is cleared to 0, even if EVI input is high level.
- ⁽⁸⁾ If TSE is set to 0, no time stamp is captured.
- ⁽⁹⁾ If the EVI input is 1 (steady state) and the TSE bit is set from 0 to 1, no event is detected.
- While the EVF flag is 1, the INT status can be controlled by the EIE bit.
- When TSR bit is set to 1, all seven time stamp registers (Count TS to Year TS) are cleared to 00h. The TSR bit is automatically cleared to 0 after performing the reset.

Figure 7-16 External Event



7.12.2. USE OF THE EXTERNAL EVENT FUNCTION

The following registers and bits are related to the External Event Interrupt, Time Stamp and Automatic Clock output function:

- Seconds Register (00h) (see Clock Registers)
- Minutes Register (01h) (see Clock Registers)
- Hours Register (02h) (see Clock Registers)
- Date Register (04h) (see Calendar Registers)
- Month Register (05h) (see Calendar Registers
- Year Register (06h) (see Calendar Registers)
- Count TS Register (14h) (see Time Stamp Registers)
- Seconds TS (15h) (see Time Stamp Registers)
- Minutes TS (16h) (see Time Stamp Registers)
- Hours TS (17h) (see Time Stamp Registers)
- Date TS (18h) (see Time Stamp Registers)
- Month TS (19h) (see Time Stamp Registers)
- Year TS (1A) (see Time Stamp Registers)
- EVF flag (see Configuration Registers, 0Eh Status)
- TSE and EIE bits (see Configuration Registers, 10h Control 2)
- CEIE bit (see Configuration Registers, 12h Clock Interrupt Mask)
- EHL bit, ET field, TSR bit, TSOW bit and TSS bit (see Event Control Register)

Prior to entering any timer settings for the event interrupt, it is recommended to write a 0 to the EIE bit to prevent inadvertent interrupts on INT pin.

Procedure to use the External Event Interrupt, Time Stamp and Automatic Clock output function:

- 1. Initialize bits TSE, EIE and flag EVF to 0.
- 2. Set TSR bit to 1, to reset all Time Stamp registers to 00h. After reset the TSR bit is automatically cleared.
- 3. Set EHL bit to 1 or 0 to choose high or low level detection on pin EVI.
- 4. Set ET field to apply filtering to the EVI pin. See following two diagrams.
- 5. Set TSS bit to 0 to select External Event on EVI pin as Time Stamp source.
- 6. Set TSOW bit to 1 if the last occurred event has to be recorded and TS registers are overwritten. Hint: The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- 7. Set CEIE bit to 1 to enable clock output when external event occurs. See also Clock Output Scheme.
- 8. Set TSE bit to 1 if you want to enable the Time Stamp function.
- 9. Set EIE bit to 1 if you want to get a hardware interrupt on INT pin.



Evample with no filtering (ET = 00), with positive edge detection (EHL = 1) and enabled interrupt (EIE = 1):


EVI

min. 30.5 μs

Between 0 and 30.5 μs (random)

Figure 7-17 External Event function, No filtering example, EIE = 1

Example with digital debounce filtering (ET = 01, 10 or 11; sampling period t_{SP} = 3.9 ms, 15.6 ms or 125 ms), with positive edge/level detection (EHL = 1) and enabled interrupt (EIE = 1):



- ① Up to this sampling pulse a positive edge was detected but no steady state.
- ② If a positive edge was detected and a steady state (high level) was detected during a complete sampling period (between ③ and ②) the $\overline{\text{INT}}$ pin output goes low. The delay time t_{DELAY} varies between t_{SP} and $(2 \times t_{SP})$ depending on the bouncing signal on the EVI pin.

Figure 7-18 External Event function, with Filtering example, EIE = 1



7.13. AUTOMATIC BACKUP SWITCHOVER INTERRUPT FUNCTION

The Automatic Backup Switchover Interrupt function generates an interrupt event when the BSM field (EEPROM 37h) is set to 01 (DSM) or 11 (LSM) and a switchover from VDD Power state to VBACKUP Power state occurs.

When an interrupt event is generated, the $\overline{\text{INT}}$ pin goes to the low level and the BSF flag is set to 1 to indicate that an event has occurred. The output on the $\overline{\text{INT}}$ pin is only effective if the BSIE bit (EEPROM 37h) is set to 1.

When bit EIE is set to 1 and when the bits TSS and TSE are set to 1, the internal event interrupt signal (EI) created by the Automatic Backup Switchover function can be used to enable the clock output on CLKOUT pin automatically, when bits CEIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field. When again in VDD Power state, CLKOUT pin outputs the frequency (see Clock Output Scheme).


Hint: A debounce logic provides a 122 μ s – 183 μ s debounce time t_{DEB} , which will filter V_{DD} oscillation when the backup switchover will switch back from V_{BACKUP} to V_{DD} (see **Automatic Backup Switchover Function**).

Hint: The FEDE bit (EEPROM 37h) should always be set to 1, so that Fast Edge Detection (≥ 7 V/ms) is always enabled (see **EEPROM Backup Register**). – Default value on delivery



7.13.1. AUTOMATIC BACKUP SWITCHOVER DIAGRAM

Diagram of the Automatic Backup Switchover Interrupt function:



- Initialize clock and calendar and set TSE bit to 1 if Time Stamp is needed and BSIE bit (EEPROM 37h) to 1 if interrupt on INT pin is required. The BSF flag needs to be cleared to reset the INT pin and to prepare the system for an event. To enable switchover function the BSM field (EEPROM 37h) is set to 01 (DSM) or 11 (LSM). The Time Stamp Source Selection bit TSS has to be set to 1 to select the Backup Switchover function.
- A backup switchover from VDD Power state to VBACKUP Power state occurs. The value (A+1) is captured/copied into the TS registers and the value in the Count TS register is incremented by one. The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- ^③ When an Automatic Backup Switchover Interrupt event occurs, the BSF flag is set to 1.
- (4) If the BSIE bit is 1 and a Backup Switchover Interrupt occurs, the INT pin output goes low.
- ^⑤ The BSF flag retains 1 until it is cleared to 0 by software.
- No interrupt occurs on INT pin because the BSF flag was not set back to 0. But, new value (A+2) is captured in the TS registers if the Time Stamp overwrite bit TSOW is set to 1.
- $^{\bigcirc}$ If the $\overline{\text{INT}}$ pin is low, its status changes as soon as the BSF flag is cleared to 0.
- [®] If TSE is set to 0, no time stamp is captured.
- $^{\textcircled{9}}$ If BSF is 1 and the TSE bit is set from 0 to 1, no event is detected.
- $^{\textcircled{10}}$ While the BSF flag is 1, the $\overline{\sf INT}$ status can be controlled by the BSIE bit.
- When TSR bit is set to 1, all seven time stamp registers (Count TS to Year TS) are cleared to 00h. The TS bit is automatically cleared to 0 after performing the reset.

Figure 7-19 Automatic Backup Switchover



7.13.2. USE OF THE AUTOMATIC BACKUP SWITCHOVER INTERRUPT

The following registers and bits are related to the Automatic Backup Switchover Interrupt, Time Stamp and Automatic Clock output function:

- Seconds Register (00h) (see Clock Registers)
- Minutes Register (01h) (see Clock Registers)
- Hours Register (02h) (see Clock Registers)
- Date Register (04h) (see Calendar Registers)
- Month Register (05h) (see Calendar Registers)
- Year Register (06h) (see Calendar Registers)
- Count TS (14h) (see Time Stamp Registers)
- Seconds TS (15h) (see Time Stamp Registers)
- Minutes TS (16h) (see Time Stamp Registers)
- Hours TS (17h) (see Time Stamp Registers)
- Date TS (18h) (see Time Stamp Registers)
- Month TS (19h) (see Time Stamp Registers)
- Year TS (1A) (see Time Stamp Registers)
- BSF flag (see Configuration Registers, 0Eh Status)
- CEIE bit (see Configuration Registers, 12h Clock Interrupt Mask)
- TSR bit, TSOW bit and TSS bit (see Event Control Register)
- BSIE bit, FEDE bit and BSM field (see EEPROM Backup Register)

Prior to entering any other settings, it is recommended to write a 0 to the BSIE bit to prevent inadvertent interrupts on $\overline{\text{INT}}$ pin.

Procedure to use the Automatic Backup Switchover Interrupt, Time Stamp and Automatic Clock output function:

- 1. Initialize bits TSE, BSIE and BSF to 0.
- 2. Set TSR bit to 1, to reset all Time Stamp registers to 00h. After reset, the TSR bit is automatically cleared.
- 3. Set TSS bit to 1 to select Backup Switchover as Time Stamp source.
- 4. Set TSOW bit to 1 if the last occurred event has to be recorded and TS registers are overwritten. Hint: The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- 5. Set TSE bit to 1 if you want to enable the Time Stamp function.
- 6. Set CEIE bit to 1 to enable clock output when a backup switchover occurs.

 Caution: This function is only working with the Automatic Backup Switchover function when the bits TSS and TSE are set to 1. See also Clock Output Scheme.
- 7. The FEDE bit (EEPROM 37h) should always be set to 1, so that Fast Edge Detection (≥ 7 V/ms) is always enabled.
- 8. Set the BSIE bit to 1 (EEPROM 37h) if you want to get a hardware interrupt on INT pin.
- 9. Choose the switchover mode (DSM or LSM) and write the corresponding value in the BSM field.

See also EEPROM Read/Write Conditions.



7.14. POWER ON RESET INTERRUPT FUNCTION

The Power On Reset Interrupt function is enabled by the PORIE bit (EEPROM 35h).


The PORIE bit has to be set beforehand in the EEPROM not in the RAM (see EEPROM READ/WRITE)

When voltage drop below V_{POR} is detected ($V_{DD} < V_{POR}$) the PORF flag is set to 1 to indicate that a Power On Reset has occurred and when the PORIE bit is 1 the \overline{INT} pin goes to low level.

A PORF value of 1 indicates also that the time information is corrupted. The value 1 is retained until a 0 is written by the user.

7.14.1. POWER ON RESET DIAGRAM

Diagram of the Power On Reset Interrupt function:



- → Write operation (I²C access only in VDD Power state)
- 1 Flag PORF is set when VDD was below VPOR. Software can read it after tSTART when the RTC is operating.
- ② If the PORIE bit (EEPROM 35h) was set to 1 beforehand (in EEPROM), the PORIE bit in the RAM is set to 1 after the start-up time $t_{START} = 0.5$ s and the first refreshment time $t_{REFR} = \sim 66$ ms.
- ^③ If the PORIE bit is 1 and a Power On Reset event occurs, the $\overline{\text{INT}}$ pin output goes low after a delay time of $t_{\text{DELAY}} = \sim 1 \text{ ms}$.
- ⁽⁴⁾ The PORF flag retains 1 until it is cleared to 0 by software.
- (S) While the PORF flag is 1, the INT status can be controlled by the PORIE bit.
- 6 If the INT pin is low, its status changes as soon as the PORF flag is cleared to 0.
- The Porision of the Porision
- (8) If the PORIE bit is 1 when a Power On Reset event occurs, the INT pin output goes low after a delay time of t_{DELAY} = ~1 ms. Or else, if the PORIE bit is 0 when a Power On Reset event occurs, the INT pin output does not go low.

Figure 7-20 Power On Reset Interrupt



7.14.2. USE OF THE POWER ON RESET INTERRUPT

The following registers and bits are related to the Power On Reset Interrupt function (including EEPROM handling):

- PORF flag and EEbusy bit (see Configuration Registers, 0Eh Status)
- EERD bit (see Configuration Registers, 0Fh Control 1)
- EEaddr register (see EEPROM Memory Control Registers, 25h –EEPROM Address)
- EEdata register (see **EEPROM Memory Control Registers**, 26h –EEPROM Data)
- EEcmd register (see EEPROM Memory Control Registers, 27h –EEPROM Commands
- PORIE bit (see EEPROM CLKOUT Register, 35h EEPROM CLKOUT)

The PORIE bit has to be set beforehand in the EEPROM not in the RAM (see EEPROM READ/WRITE).

Procedure to use the Power On Reset Interrupt function:

- 1. In the EEPROM, set the PORIE bit to 1 if you want to get a hardware interrupt on INT pin at the next Power On Reset event. Procedure according to EEPROM READ/WRITE.
- 2. The first interrupt will occur after the next POR event.



7.15. TIME STAMP FUNCTION

The Time Stamp function is enabled by the control bit TSE. Sources are the External Event function (TSS = 0) or the Automatic Backup Switchover function (TSS = 1).

If a source is enabled and an event is detected, the Time Stamp (TS) registers are recorded. When the TSOW bit is set to 0 and the EVF flag was cleared to 0 before, only one (the first) event is recorded. When the TSOW bit is set to 1, the last event is recorded (EVF flag does not need to be cleared). The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.

- When the TSR bit value is 1, the data of the time stamp in TS registers and Count TS are reset.
- Before writing settings for TS, it is recommended to write a 0 in the TSE bit and a 1 to EVR bit.
- When 1 is written to the RESET bit, the TS event can be retarded.

Procedures to use the Time Stamp function with the External Event Interrupt function or with the Automatic Backup Switchover function:


- 1. Write 0 in TSS and TSE bits. Select TSOW (0 or 1), clear EVF and BSF.
- 2. Write 1 in TSR bit then it is automatically cleared after performing the reset.
- 3. Write the desired external event or backup switchover settings (enabling function and interrupt on INT pin):
 - a. See External Event Function
 - b. See Automatic BACKUP Switchover Interrupt Function
 - 4. Set the TSE bit to 1 to enable the Time Stamp function.

Hint: The INT signal is issued when EIE (RAM) or BSIE (EEPROM 37h) bit is set to 1. The EVF or BSF flag is set to 1 to indicate that a corresponding event has occurred.

Caution: Because the EVF flag is internally used for the identification of a First Event detection it is set by an event from the External Event function (TSS = 0, TSE = 1) or by an event of the Backup Switchover function (TSS = 1, TSE = 1). See also following scheme.



Complete Time Stamp scheme:



- (1) When TSOW bit is set to 1 the TS registers (Seconds TS to Year TS) are overwritten. The last occurred event is recorded. When TSOW bit is set to 0, the TS registers are overwritten once only. To initialize or reinitialize the first event function, the EVF has to be cleared (the TS registers can be cleared by writing 1 to the TSR bit). The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- (2) If set to 0 beforehand, the EVF flag indicates the occurrence of an External Event. The value 1 is retained until a 0 is written by the user. Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.
- (3) When TSR bit is set to 1, all seven time stamp registers (Count TS to Year TS) are cleared to 00h. The TSR bit is automatically cleared to 0 after performing the reset.
- (4) When 1 is written to the RESET bit, the Time Stamp event does not occur. The RESET bit is automatically cleared to 0 after performing the reset.
- (5) During I²C read access to the TS registers the time stamp capture function is blocked.

Figure 7-21 Time Stamp Scheme



7.16. FREQUENCY OFFSET CORRECTION

An aging adjustment or accuracy tuning can be done with the EEOffset value. The correction is purely digitally and has only the effect of shifting the time vs. temperature curve vertically up or down. It has no effect on the time vs. temperature characteristics of the final frequency. The EEOffset value contains a two's complement number with a range of +255 to -256 adjustment steps. The minimal correction step (one LSB) is $\pm 1/(32768*32) = \pm 0.9537$ ppm. The compensation period is 32 seconds. The maximum correction range is from +243.2 ppm to -244.1 ppm.

Note that the signed offset value EEOffset corresponds to the correction value of the measured frequency (32.768 kHz). The user has access to this field (see **EEPROM Offset Register**).

7.16.1. EEOFFSET VALUE DETERMINATION

The EEOffset value is determined by the following process:

- 1. Select the 32.768 kHz frequency on the CLKOUT pin.
 (If another frequency than 32.768 kHz is selected, the EEOffset value has to be set to 0 so that the uncorrected frequency can be measured, and the following calculations have to be adapted.)
- 2. Measure the frequency Fmeas at CLKOUT pin in Hz.
- 3. Compute the offset value required in ppm: POffset = ((Fmeas 32768) / 32768 * 1'000'000)
- 4. Compute the offset value in steps: Offset = POffset / (1 / (32768*32) in ppm) = POffset / (0.9537 ppm)
- 5. If Offset > 256, the frequency is too high to be corrected.
- 6. Else if 1 ≤ Offset ≤ 256 (correction is -1 ≥ OffsetCorr. ≥ -256), → set EEOffset = 512 Offset
- 7. Else if -255 ≤ Offset ≤ 0 (correction is +255 ≤ OffsetCorr. ≤ 0), → set EEOffset = Offset
- 8. Else the frequency is too low to be corrected.

Examples:

- If 32768.48 Hz is measured when the 32.768 kHz clock is selected, the offset is +0.48 Hz, which is +0.48 Hz / 32768 Hz * 1'000'000 = +14.648 ppm. The Offset value in steps is then calculated as follows: +14.648 ppm / 0.9537 ppm = +15.36, the rounded integral part is 15 (the offset correction is -15 steps). The unsigned EEOffset value is then: 512 15 = +497. In binary, EEOffset = 111110001.
- If 32767.52 Hz is measured when the 32.768 kHz clock is selected, the offset is -0.48 Hz, which is -0.48 Hz / 32768 Hz * 1'000'000 = -14.648 ppm. The Offset value in steps is then calculated as follows: -14.648 ppm / 0.9537 ppm = -15.36, the rounded integral part is -15 (the offset correction is +15 steps). The EEOffset value is then: (-15) = +15. In binary, EEOffset = 000001111.

7.16.2. VERIFICATION OF THE CORRECTED TIME ACCURACY

The offset correction can be verified by the following process:

- 1. Enter the calculated EEOffset value (see **EEOFFSET Value Determination**).
- 2. Select the 1 Hz frequency on the CLKOUT pin (if another frequency is selected the following calculations have to be adapted).
- 3. Measure every period during one compensation period of 32 seconds at CLKOUT pin.
- 4. Calculate the average frequency Fmeas aver in Hz.
- 5. Compute the new achieved offset value in ppm: POffset = ((Fmeas_aver 1) / 1 * 1'000'000)




7.17. UNIX TIME COUNTER

The UNIX Time counter is a 32-bit counter, unsigned integer, which rolls over to 00000000h when reaching the value FFFFFFFh. The 4 bytes are fully readable and writable. The counter source clock is the digitally tuned 1 Hz clock frequency of the prescaler.

After writing the required time value into the UNIX Time registers, the write access can be synchronized by the RESET bit function. When 1 is written to the RESET bit in control 2 register, the associated I²C stop condition will synchronize the 1 Hz counter clock to the desired accurate time. The RESET bit is then automatically cleared. The first 1 Hz period after synchronization will be 0 to 244 µs shorter than 1 second. The 32-bit counter value itself is not changed at the moment when 1 is written to the RESET bit.

When reading the counter, the current value is returned. Since it is not possible to block the counter during read, it is recommended to read the four registers (UNIX Time 0 to UNIX Time 3) twice and to check for consistent results.



- 1 To monitor the synchronicity of the 1 Hz tick to an external clock source, the 1 Hz clock can be enabled on CLKOUT pin or on the interrupt output pin INT. For both, the negative edge corresponds to the internal 1 Hz-tick.
- ² A new value is entered to the UNIX Time counter registers (UNIX Time 0 to UNIX Time 3). The I²C-Stop after writing only to the UNIX registers does not provoke a synchronization of the 1 Hz-tick.
- ^③ Writing 1 to the RESET bit for highly accurate time adjustment (synchronizing). The first 1 Hz period after synchronization will be 0 to 244 μs shorter than 1 second. The RESET bit is automatically cleared. The synchronization can also be done by writing to the Seconds Register.

Figure 7-22 Unix Time Counter



7.18. RESET BIT FUNCTION

The RESET bit is used for a software-based accurate and safe starting of the time circuits.

When 1 is written to the RESET bit, the clock prescaler for 4096 Hz to 1Hz is reset and an eventual present memorized 1 Hz update is also reset. This bit is then automatically cleared. Because the upper two stages of the prescaler are not reset and the I²C interface is asynchronous, the next 1 Hz clock will be between (1 second – 244 µs) and 1 second. Resetting the prescaler will have an influence on the length of current clock period on all subsequent peripherals (clock and calendar, CLKOUT clock, timer clock, update timer clock, UNIX clock, EVI input filter).

The RESET bit function will not affect the CLKOUT of 32.768 kHz and 8192 Hz (see also **CLKOUT Frequency Selection**).

RESET bit functional diagram: 즀 16.384 kHz 8192 Hz 4096 Hz **OSCILLATOR** F_0 F_1 F_2 F_{13} F_{14} 1 Hz tick RESET RESET RESET RESET Seconds 1 Hz 32 Hz 64 Hz ➤ CLKOUT source 1024 Hz 8192 Hz 32.768 kHz (1) Writing to the Seconds register has the same effect as writing 1 to the RESET bit.

Figure 7-23 Reset bit Function

The clock and calendar can be set (in < 950 ms) and then synchronized by writing 1 to the RESET bit.

Setting the clock and calendar values using the RESET bit function:

- 1. Write the desired clock and calendar values to the registers (seconds, minutes, hours, weekday, date, month and year).
- 2. Write 1 to the RESET bit for a synchronized start of the time circuits (1 Hz tick). The RESET bit is automatically cleared.



7.19. USER PROGRAMMABLE PASSWORD

After a Power up and the first refreshment of ~66ms, the PW0 to PW3 registers are reset to 00h and the EEPWE (EEPROM 30h) and EEPW 0 to EEPW 3 values (EEPROM 31h to 34h) are copied from the EEPROM.

The first four Password registers (PW0 to PW3), in case of the use of the function (enabled by writing 255 into the EEPROM Password Enable register EEPWE), are used to write the 32-Bit Password necessary to be able to write in all writable registers (time and configuration registers). This 32-Bit Password is compared to the 32 bits stored in EEPROM Password registers EEPW 0 to EEPW 3 (see PASSWORD Registers, EEPROM Password Enable Register and EEPROM Password Registers).

Caution: The number of possible passwords is $2^{32} \approx 4.3 * 10^9 = 4.3$ billion.

7.19.1. ENABLING/DISABLING WRITE PROTECTION

If the write protection function is enabled by writing 255 in register EEPWE (EEPROM 30h), it remains possible to read all the registers except the EEPROM registers. If the function is not enabled, read and write are possible for all corresponding registers.

If the write protection function is enabled, it is necessary to first write the 32-Bit Password before any attempt to write in the RAM registers, and to read and write in the EEPROM registers.

Once the user is finished with the write access and subsequently the write protection is enabled again (by writing 255 in EEPROM register EEPWE), it is necessary to write an incorrect password (PW ≠ EEPW) into the Password registers PW0 to PW3 in order to write-protect the registers. See complete program sequences below and Flowchart.

Enable write protection:

- 1. Registers are Not write-protected (EEPWE ≠ 255)
- 2. Reference password is stored here (EEPW 0 to EEPW 3)
- 3. Disable automatic refresh (EERD = 1)
- 4. Enable password function (EEPWE = 255) (RAM)
- 5. Enter the correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 6. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 7. Enable automatic refresh (EERD = 0)
- 8. Enter an incorrect password PW (PW ≠ EEPW) to (PW0 to PW3) to lock the device
- 9. Registers are Write-protected by password (EEPWE = 255)

Disable write protection:

- 1. Registers are write protected by password (EEPWE = 255)
- 2. Reference password is stored here (EEPW 0 to EEPW 3)
- 3. Enter the correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 4. Disable automatic refresh (EERD = 1)
- 5. Disable password function (EEPWE ≠ 255) (RAM)
- 6. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 7. Enable automatic refresh (EERD = 0)
- 8. Registers are Not write-protected (EEPWE ≠ 255)



7.19.2. CHANGING PASSWORD

To code a new password, the user has to first enter the current (correct) password into the Password registers (PW0 to PW3) if the registers are write protected, and writing a value not equal to all 1 (value \neq 255) in the EEPWE register (EEPROM 30h) to unlock write protection, and then write the new one in the registers EEPW 0 to EEPW 3 (EEPROM 31h to 34h) and writing all 1 (value = 255) in the EEPWE register to enable password function. See complete program sequences below and Error! Reference source not found..

Change password if password function is enabled (EEPWE = 255):

- 1. Registers are Write-protected by old password (EEPW 0 to EEPW 3)
- 2. Enter old password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 3. Disable automatic refresh (EERD = 1)
- 4. Disable password function (EEPWE ≠ 255)
- 5. Define a new password EEPW (EEPW 0 to EEPW 3) (RAM), and edit other configuration settings (RAM)
- 6. Enable the password function (EEPWE = 255) (RAM)
- 7. Enter correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 8. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 9. Enable automatic refresh (EERD = 0)
- 10. Enter an incorrect password PW (PW ≠ EEPW) to (PW0 to PW3) to lock the device
- 11. Registers are Write-protected by new password (EEPW 0 to EEPW 3)

Change password if password function is disabled (EEPWE ≠ 255):

- 1. Old password is stored here (EEPW 0 to EEPW 3)
- 2. Disable automatic refresh (EERD = 1)
- 3. Define a new password EEPW (EEPW 0 to EEPW 3) (RAM), and edit other configuration settings (RAM)
- 4. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- Enable automatic refresh (EERD = 0)
- 6. New password is stored here (EEPW 0 to EEPW 3)



7.19.3. FLOWCHART

The following Flowchart describes the programming of the enabling and disabling of the register write protection by user password and the changing of the user password if write protection is enabled or disabled.




Figure 7-24 User Programmable Password Flowchart



7.20. I²C INTERFACE

The I²C interface is for bidirectional, two-line communication between different ICs or modules. The EM3028 is accessed at addresses A4h/A5h, and supports Fast Mode (up to 400 kHz). The I²C interface consists of two lines: one bi-directional data line (SDA) and one clock line (SCL). Both lines are connected to a positive supply via pull-up resistors. Data transfer is initiated only when the interface is not busy.

7.20.1. BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line remains stable during the HIGH period of the clock pulse, as changes in the data line at this time are interpreted as a control signals. Data changes should be executed during the LOW period of the clock pulse (see Figure 7-25 I2C Bit Transfer).

Bit transfer:




Figure 7-25 I²C Bit Transfer

7.20.2. START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the STOP condition (P) (see Figure 7-26 I2C Start and Stop Conditions).

Definition of START and STOP conditions:




Figure 7-26 I²C Start and Stop Conditions

A START condition which occurs after a previous START but before a STOP is called a Repeated START condition, and functions exactly like a normal STOP followed by a normal START.

Caution:

When communicating with the EM3028, the series of operations from transmitting the START condition to transmitting the STOP condition should occur within 950 ms.

If this series of operations requires **950 ms or longer**, the I²C bus interface will be automatically cleared and set to standby mode by the bus timeout function of the EM3028. Note with caution that both write and read operations are invalid for communications that occur during or after this auto clearing operation (when the read operation is invalid, all data that is read has a value of FFh).

Restarting of communications begins with transfer of the START condition again.



7.20.3. DATA VALID

After a START condition, SDA is stable for the duration of the high period of SCL. The data on SDA may be changed during the low period of SCL. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between the START and STOP conditions is not limited (however, the transfer time must be no longer than 950 ms). The information is transmitted byte-wide and each receiver acknowledges with a $\overline{\text{INT}}$ bit.

7.20.4. SYSTEM CONFIGURATION

Since multiple devices can be connected with the I²C-bus, all I²C-bus devices have a fixed and unique device number built-in to allow individual addressing of each device.

The device that controls the I²C-bus is the Master; the devices which are controlled by the Master are the Slaves. A device generating a message is a Transmitter; a device receiving a message is the Receiver. The EM3028 acts as a Slave-Receiver or Slave-Transmitter.

Before any data is transmitted on the I^2C -bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the START procedure. The clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.

System configuration:




Figure 7-27 I²C System Configuration



7.20.5. ACKNOLEDGE

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited (however, the transfer time must be no longer than 950 ms). Each byte of eight bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge cycle after the reception of each byte.
- Also a master receiver must generate an acknowledge cycle after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge cycle on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




Figure 7-28 I²C Acknowledge



7.20.6. SLAVE ADDRESS

On the I^2C -bus the 7-bit slave address 1010010b is reserved for the EM3028. The entire I^2C -bus slave address byte is shown in the following table.

Slave address					R/W				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Transfer data	
1	0	1	0	0 1	1	0	1(R)	A5h (read)	
							0 (w)	A4h (write)	

Table 69 I²C Slave Address

After a START condition, the I^2C slave address has to be sent to the EM3028 device. The R/\overline{W} bit defines the direction of the following single or multiple byte data transfer. The 7-bit address is transmitted MSB first. If this address is 1010010b, the EM3028 is selected, the eighth bit indicates a read ($R/\overline{W} = 1$) or a write ($R/\overline{W} = 0$) operation (results in A5h or A4h) and the EM3028 supplies the ACK. The EM3028 ignores all other address values and does not respond with an ACK.

In the write operation, a data transfer is terminated by sending either the STOP condition or the START condition of the next data transfer.

7.20.7. WRITE OPERATION

Master transmits to Slave-Receiver at specified address. The Register Address is an 8-bit value that defines which register is to be accessed next. After writing one byte, the Register Address is automatically incremented by 1.

Master writes to slave EM3028 at specific address:

- 1) Master sends out the START condition.
- 2) Master sends out Slave Address, A4h for the EM3028; the R/\overline{W} bit is a 0 indicating a write operation.
- 3) Acknowledgement from EM3028.
- 4) Master sends out the Register Address to EM3028.
- 5) Acknowledgement from EM3028.
- 6) Master sends out the Data to write to the specified address in step 4).
- 7) Acknowledgement from EM3028.
- 8) Steps 6) and 7) can be repeated if necessary. The address is automatically incremented in the EM3028.
- 9) Master sends out the STOP Condition.




Figure 7-29 I²C Write Operation



7.20.8. READ OPERATION AT SPECIFIC ADDRESS

Master reads data from slave EM3028 at specific address:

- 1) Master sends out the START condition.
- 2) Master sends out Slave Address, A4h for the EM3028; the R/\overline{W} bit is a 0 indicating a write operation.
- 3) Acknowledgement from EM3028.
- 4) Master sends out the Register Address to EM3028.
- 5) Acknowledgement from EM3028.
- 6) Master sends out the Repeated START condition (or STOP condition followed by START condition)
- 7) Master sends out Slave Address, A5h for the EM3028; the R/W bit is a 1 indicating a read operation.
- 8)Acknowledgement from EM3028.

At this point, the Master becomes a Receiver and the Slave becomes the Transmitter.

- 9) The Slave sends out the Data from the Register Address specified in step 4).
- 10) Acknowledgement from Master.
- 11) Steps 9) and 10) can be repeated if necessary. The address is automatically incremented in the EM3028.
- 12) The Master, addressed as Receiver, can stop data transmission by not generating an acknowledge on the last byte that has been sent from the Slave-Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a STOP condition.
- 13) Master sends out the STOP condition.




Figure 7-30 I²C Master reads data from slave EM3028 at specific address

7.20.9. READ OPERATION

Master reads data from slave EM3028 immediately after first byte:

- 1) Master sends out the START condition.
- 2) Master sends out Slave Address, A5h for the EM3028; the R/W bit is a 1 indicating a read operation.
- 3) Acknowledgement from EM3028.
- At this point, the Master becomes a Receiver and the Slave becomes the Transmitter.
- 4) The EM3028 sends out the Data from the last accessed Register Address incremented by 1.
- 5) Acknowledgement from Master.
- 6) Steps 4) and 5) can be repeated if necessary. The address is automatically incremented in the EM3028.
- 7) The Master, addressed as Receiver, can stop data transmission by not generating an acknowledge on the last byte that has been sent from the Slave-Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a STOP condition.
- 8) Master sends out the STOP condition.




Figure 7-31 I²C Master reads data from slave EM3028 immediately after first byte



7.20.10. I²C-BUS IN SWITCHOVER CONDITION


To save power when the EM3028 is in V_{BACKUP} Power state the bus I²C-bus interface is automatically disabled (high impedance) and reset. Therefore the communication via I²C interface should be terminated before the supply is switched from V_{DD} to V_{BACKUP} . When the bus communication is not terminated in a proper way, the time counters get corrupted.

If the I^2C communication was terminated uncontrolled, the I^2C has to be reinitialized by sending a STOP followed by a START after the device switched back from V_{BACKUP} Power state to VDD Power state.



8. TYPICAL APPLICATION

8.1. OPERATING EM3028-C7 WITH BACKUP SUPPLY VOLTAGE



Low-cost MLCC (*) ceramic capacitor, supercapacitor (e.g. 1 farad), primary battery or secondary battery LMR (respect manufacturer specifications for constant charging voltage).

When Lithium Battery is used, it is recommended to insert a protection resistor of $100 - 1000 \Omega$. to limit battery current and to prevent damage in case of soldering issues causing short between supply pins.

- For V_{DD} and V_{BACKUP} a 100 nF decoupling capacitor is recommended close to the device.
- When operating the EM3028-C7 with either Supercap or Lithium Battery as Backup Supply, the INT signal also works when the device operates on VBACKUP supply voltage. Therefore it is recommended to tie the INT signal pull-up resistor to VBACKUP.
- Interface lines SCL, SDA are open drain and require pull-up resistors to V_{DD}.
- CLKOUT offers the selectable frequencies 32.768 kHz (default), 8192 Hz, 1024 Hz, 64 Hz, 32 Hz or 1 Hz, or the predefined periodic countdown timer interrupt for application use.

If not used, it is recommended to disable CLKOUT for optimized current consumption (CLKOE = 0).

(*) Note, that low-cost MLCCs are normally used for short time keeping (minutes) and the more expensive supercapacitors for a longer backup time (day).

Figure 8-1 Example of Application

CM7V-T1A	Crystal	32768Hz
Super capacitor	Сваскир	1 F(supercap) or smaller value MLCC
Decoupling capacitor	C _D	100 nF
Pullup resistor	Rpullup	10kΩ

Table 70 Component list



9. ORDERING INFORMATION

Part Nb	Package form	Delivery form
EM3028C7B+	SMD C7	Tape & Reel 3000 IC per tape

Table 71 Ordering Information

For other delivery formats please contact EM Microelectronics representative.



10. PACKAGING INFORMATION

10.1. C7 PACKAGE




Figure 10-1 C7 Package Outline Drawing

10.2. RECOMMENDED THERMAL RELIEF

When connecting a pad to a copper plane, thermal relief is recommended.





Figure 10-2 C7 Package Thermal Relief



11. SOLDERING INFORMATION



Temperature Profile	Symbol	Condition	Unit
Average ramp-up rate	(Ts _{max} to T _P)	3°C / second max	°C/s
Ramp down Rate	T _{cool}	6°C / second max	°C/s
Time 25°C to Peak Temperature	T _{to-peak}	8 minutes max	min
Preheat			
Temperature min	Ts _{min}	150	°C
Temperature max	Ts _{max}	200	°C
Time Ts _{min} to Ts _{max}	ts	60 – 180	sec
Soldering above liquidus			
Temperature liquidus	T∟	217	°C
Time above liquidus	t∟	60 – 150	sec
Peak temperature			
Peak Temperature	Тр	260	°C
Time within 5°C of peak temperature	tp	20 – 40	sec



12. HANDLING PRECAUTIONS FOR MODULES WITH EMBEDDED CRYSTALS

The built-in tuning-fork crystal consists of pure Silicon Dioxide in crystalline form. The cavity inside the package is evacuated and hermetically sealed in order for the crystal blank to function undisturbed from air molecules, humidity and other influences.

Shock and vibration:

Keep the crystal / module from being exposed to **excessive mechanical shock and vibration**. The crystal / module will bear a mechanical shock of 5000 g / 0.3 ms.

The following special situations may generate either shock or vibration:

Multiple PCB panels - Usually at the end of the pick & place process the single PCBs are cut out with a router. These machines sometimes generate vibrations on the PCB that have a fundamental or harmonic frequency close to 32.768 kHz. This might cause breakage of crystal blanks due to resonance. Router speed should be adjusted to avoid resonant vibration.

Ultrasonic cleaning - Avoid cleaning processes using ultrasonic energy. These processes can damages crystals due to mechanical resonance of the crystal blank.

Overheating, rework high temperature exposure:


Avoid overheating the package. The package is sealed with a seal ring consisting of 80% Gold and 20% Tin. The eutectic melting temperature of this alloy is at 280°C. Heating the seal ring up to >280°C will cause melting of the metal seal which then, due to the vacuum, is sucked into the cavity forming an air duct. This happens when using hot-air-gun set at temperatures >300°C.


Use the following methods for rework:

- Use a hot-air- gun set at 270°C.
- Use 2 temperature controlled soldering irons, set at 270°C, with special-tips to contact all solder-joints from both sides of the package at the same time, remove part with tweezers when pad solder is liquid.



13. PACKING & SHIPPING INFORMATION







14. DOCUMENT REVISION HISTORY

Date	Revision #	Revision Details
October 2018	1.0	Initial Version

EM Microelectronic-Marin SA ("EM") makes no warranties for the use of EM products, other than those expressly contained in EM's applicable General Terms of Sale, located at http://www.emmicroelectronic.com. EM assumes no responsibility for any errors which may have crept into this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein.

No licenses to patents or other intellectual property rights of EM are granted in connection with the sale of EM products, neither expressly nor implicitly.

In respect of the intended use of EM products by customer, customer is solely responsible for observing existing patents and other intellectual property rights of third parties and for obtaining, as the case may be, the necessary licenses.

Important note: The use of EM products as components in medical devices and/or medical applications, including but not limited to, safety and life supporting systems, where malfunction of such EM products might result in damage to and/or injury or death of persons is expressly prohibited, as EM products are neither destined nor qualified for use as components in such medical devices and/or medical applications. The prohibited use of EM products in such medical devices and/or medical applications is exclusively at the risk of the customer.