

# **2A Low Dropout LDO**

### **General Description**

EM5102 is a 2A low dropout linear regulator designed for low dropout and high current applications. This device works with dual supplies, a control input for the control circuitry and a power input as low as 1.2V for providing current to output. It features 2A output current and ultra-low-drop output voltage as well as full protection functions. V<sub>OUT</sub> can be as low as 0.8V.

# **Ordering Information**

| Part Number | Package   | Remark |  |  |  |
|-------------|-----------|--------|--|--|--|
| EM5102GE    | PSOP-8    |        |  |  |  |
|             | Lead-Free |        |  |  |  |

### **Features**


- V<sub>IN</sub> Range 1.2V to 5.5V
- V<sub>OUT</sub> is Adjustable (0.8V Min)
- Excellent Line Regulation
- Excellent Load Regulation
- 2A Guaranteed Output Current
- 300mV @ 2A Dropout Voltage
- OTP and OCP Functions
- Very Low On-Resistance
- Enable & Power good Signal

### **Applications**




- Notebook & Netbook
- Graphic Cards & MB
- Low Voltage Logic Supplies
- Chipset Supplies
- Server System
- SMPS Post Regulators

# **Pin Configuration**



# **Typical Application Circuit**






# **Pin Assignment**

| Pin Name | Pin No. | Pin Function  |
|----------|---------|---|
| РОК      | 1       | <b>Power OK Indication.</b> POK is an open-drain output. An external pull high resistor connected to this pin is required.  |
| EN       | 2       | Enable Input. Pulling the pin below 0.4V turns the regulator off  |
| VIN      | 3       | <b>Input Voltage.</b> This is the drain input to the power device that supplies current to the output pin. $V_{IN}$ cannot be forced higher than $V_{CNTL}$ .   |
| CNTL     | 4       | <b>Supply Input for Control Circuit.</b> CNTL provides supply voltage to the control circuitry and driver for the pass transistor. The driving capability of output current is proportioned to the $V_{CNTL}$ . For the device to regulate, the voltage on this pin must be at least 2.0V greater than the output voltage, and no less than $V_{CNTL\ MIN}$ . |
| NC       | 5       | No Connection inside chip.  |
| VOUT     | 6       | <b>Output Voltage.</b> $V_{OUT}$ is power output pin. An internal pull low resistance exists when the device is disabled. Minimum 10uF low ESR ceramic holding capacitor is required at this pin for stabilizing $V_{OUT}$ voltage.   |
| FB       | 7       | <b>Feedback Voltage.</b> FB is the inverting input to the error amplifier. A resistor divider from the output to GND is used to set the regulation voltage as $V_{OUT} = (1 + R1/R2) \times 0.8V$ (V). This pin has high impedance and should be kept from noisy source to guarantee stable operation.  |
| GND      | 8       | Ground.   |

# **Function Block Diagram**







### Absolute Maximum Ratings (Note1)

• Package Thermal Resistance,  $\theta_{JA}$ , PSOP8 (Note 2) ------ 75°C/W

ullet Package Thermal Resistance, $eta_{JC}$ , PSOP8 (Note 2) ------ 15°C /W

• Power Dissipation, PD @ TA = 25°C, PSOP8 (Note 3) ----- 1.9W

• Junction Temperature ------ 150°C

• Lead Temperature (Soldering, 10 sec.) ------ 260°C

# **Recommended Operating Conditions (Note5)**

● Supply Input Voltage, V<sub>IN</sub> ------ 1.0V to V<sub>CNTL</sub>

● Control Voltage, V<sub>CNTL</sub> ------ 3.0V to 5.5V

### **Electrical Characteristics**

 $V_{CNTL}=5V$ ,  $T_A=25$ °C, unless otherwise specified

| Parameter                            | Symbol Test Condition   |   | Min  | Тур  | Max        | Units |
|--------------------------------------|-------------------------|---|--|------|------------|-------|
| Supply Input Section                 | •                       |   | •  |      |            |       |
| Control Input Voltage                | $V_{CNTL}$              | V <sub>OUT</sub> = V <sub>REF</sub>   | 2.9  | -    | 6          | V     |
| POR Threshold                        | $V_{CNTLRTH}$           |   | 2.5  | 2.7  | 2.9        | V     |
| POR Hysteresis                       | $V_{CNTLHYS}$           |   | 0.1  | 0.2  | -          | V     |
| Power Input Voltage                  | $V_{IN}$                | V <sub>OUT</sub> =V <sub>REF</sub>  | 1.0  | -    | $V_{CNTL}$ | V     |
| Control Input Current in<br>Shutdown | I <sub>CNTL_SD</sub>    | V <sub>IN</sub> =V <sub>CNTL</sub> =5V, I <sub>OUT</sub> =0A,V <sub>EN</sub> =0V  | -  | 10   | 30         | uA    |
| Quiescent Current                    | IQ                      | V <sub>IN</sub> =V <sub>CNTL</sub> =V <sub>EN</sub> =5V, I <sub>OUT</sub> =0A,<br>V <sub>OUT</sub> =V <sub>REF</sub>      | -  | 0.3  | 0.6        | mA    |
| Feedback                             |                         |   |  |      |            |       |
| Reference Voltage                    | $V_{REF}$               | $V_{IN}=V_{CNTL}=V_{EN}=5V$ , $I_{OUT}=0A$ , $V_{OUT}=V_{REF}$  | 0.788  | 0.8  | 0.812      | V     |
| Feedback Input Current               | I <sub>FB</sub>         |   | -  | 20   | -          | nA    |
| V <sub>IN</sub> Line Regulation      | V <sub>REF(LINE)</sub>  | 1.2V <v<sub>IN&lt;5V, V<sub>CNTL</sub>=V<sub>EN</sub>=5V,<br/>I<sub>OUT</sub>=0A, V<sub>OUT</sub>=V<sub>REF</sub></v<sub> | -  | 0.01 | 0.1        | %/V   |
| Load Regulation (Note 6)             | V <sub>REF(LOAD)</sub>  | $0, V_{IN}=V_{CNTL}=V_{EN}=5V, V_{OUT}=V_{REF}$   | -  | 0.1  | 0.5        | %/A   |
| Load Regulation over<br>Temperature  | V <sub>REF(TOTAL)</sub> | $0, V_{IN}=V_{CNTL}=V_{EN}=5V, V_{OUT}=V_{REF}, -40^{\circ}C by design$   | $V_{OUT} = V_{REF}$ , $-40^{\circ} C < T_j < 125^{\circ} C$ by - 0.5 3 |      | 3          | %     |
| On Resistance                        | R <sub>DS(ON)</sub>     | $I_{OUT}$ =100mA, $V_{CNTL}$ = $V_{EN}$ =5V, $V_{OUT}$ =1.6V  | -  | 150  | 250        | mΩ    |




EM5102


| Dropout Voltage (Note 7)             | $V_{DROP}$          | I <sub>OUT</sub> =2A, V <sub>CNTL</sub> =V <sub>EN</sub> =5V, V <sub>OUT</sub> =1.6V | -   | 300 | 500                  | mV |
|--------------------------------------|---------------------|--|-----|-----|----------------------|----|
| Output Voltage                       | V <sub>OUT</sub>    |  | 0.8 |     | V <sub>CNTL</sub> -2 | V  |
| V <sub>OUT</sub> Pull Low Resistance |                     | $V_{IN}=V_{CNTL}=5V$ , $V_{EN}=0V$   | -   | 70  | -                    | Ω  |
| Enable                               |                     |  |     |     |                      |    |
| Enable High Level                    | $V_{EN}$            |  | 1.4 | -   | -                    | V  |
| Disable Low Level                    | $V_{SD}$            |  | -   | -   | 0.4                  | V  |
| Enable Source Current                | I <sub>EN</sub>     | V <sub>CNTL</sub> =5V, V <sub>EN</sub> =0V   | -   | 7   | 18                   | μΑ |
| Enable Input Impedance               | $Z_{EN}$            |  | -   | 650 | -                    | ΚΩ |
| Output Voltage Ramp Up<br>Time       |                     |  | 1.5 | 2.5 | 4.5                  | ms |
| PWROK                                | •                   |  |     | •   |                      |    |
| FB Power OK Threshold                | $V_{POKTH}$         | $V_{IN}=V_{CNTL}=V_{EN}=5V$ , $I_{OUT}=0A$ , $V_{OUT}=V_{REF}$                       | -   | 90  | -                    | %  |
| Power OK Hysteresis                  | V <sub>POKHYS</sub> | $V_{IN}=V_{CNTL}=V_{EN}=5V$ , $I_{OUT}=0A$ , $V_{OUT}=V_{REF}$                       | -   | 8   | -                    | %  |
| POK Delay Time                       |                     | From V <sub>OUT</sub> >90% to POK rising   | 2   | 4   | 6                    | ms |
| Over Current Protection              |                     |  |     |     |                      |    |
| OCP Threshold Level                  | I <sub>OCP</sub>    | $V_{IN}=V_{CNTL}=V_{EN}=5V$ , $V_{OUT}=V_{REF}$                                      | 2.5 | 2.8 | -                    | Α  |
| Output Short Circuit<br>Current      | I <sub>sc</sub>     | V <sub>IN</sub> =V <sub>CNTL</sub> =V <sub>EN</sub> =5V, V <sub>OUT</sub> =0V        | 1.0 | 1.6 | -                    | А  |
| Thermal Protection                   |                     |  |     |     |                      |    |
| Thermal Shutdown<br>Temperature      | T <sub>SD</sub>     | $V_{IN}=V_{CNTL}=V_{EN}=5V$ , $I_{OUT}=0A$ , $V_{OUT}=V_{REF}$                       | -   | 170 | -                    | °C |
| Thermal Shutdown<br>Hysteresis       | $T_{SDHYS}$         | $V_{IN}=V_{CNTL}=V_{EN}=5V$ , $I_{OUT}=0A$ , $V_{OUT}=V_{REF}$                       | -   | 30  | -                    | °C |

- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2.  $\theta_{JA}$  is measured in the natural convection at  $T_A=25^{\circ}C$  on a 4-layers high effective thermal conductivity test board with minimum copper area of JEDEC 51-7 thermal measurement standard. The case point of  $\theta_{JC}$  is on the expose pad for PSOP-8 package.
- **Note 3.**  $\theta_{JA}$  PSOP-8 packages is 52°C /W on JEDEC 51-7 (4 layers,2S2P) thermal test board with 50mm<sup>2</sup> copper area.
- **Note 4.** Devices are ESD sensitive. Handling precaution is recommended.
- **Note 5.** The device is not guaranteed to function outside its operating conditions.
- **Note 6.** Load regulation is measured by a current pulse with 50Hz frequency and 10% duty cycle.
- **Note 7.** The dropout voltage is defined as  $(V_{IN}-V_{OUT})$ , which is measured when  $V_{OUT}$  equal to  $(V_{OUT,(NORMAL)}-100 \text{mV})$ .


## **Typical Operating Characteristics**




 $V_{CNTL} = V_{IN} = 5V$ ,  $C_{OUT} = 470uF$ , No Load.




 $V_{CNTL} = V_{IN} = 5V$ ,  $C_{OUT} = 470uF$ , No Load.




 $V_{CNTL} = 5V$ ,  $C_{OUT} = 470uF$ ,  $I_{OUT} = 0.2A$ .



 $V_{CNTL} = V_{IN} = 5V$ ,  $C_{OUT} = 470uF$ , No Load.




 $V_{IN} = 5V$ ,  $C_{OUT} = 470uF$ ,  $I_{OUT} = 0.2A$ .




 $V_{CNTL} = V_{IN} = 5V$ ,  $C_{OUT} = 470uF$ ,  $I_{OUT} = 0.2A$ .










$$V_{CNTL} = V_{IN} = 5V$$
,  $C_{OUT} = 10uF$ ,  $I_{OUT} = 0 \rightarrow 1.6A$   
 $V_{OUT} = 1.6V$ 









 $V_{CNTL} = V_{IN} = 5V$ ,  $C_{OUT} = 10uF$ ,  $I_{OUT} = 1.6 \rightarrow 0A$  $V_{OUT} = 1.6V$ 










# EM5102













### **Functional Description**

#### **Enable Function**

EM5102 is enabled if the voltage of the EN pin is greater than 1.4V. If the voltage of the EN pin is less than 0.4V, the IC will be disabled. The quiescent current can be decreased to be less than 10uA typically.

#### **POR – Power ON Reset**

To let EM5102 start to operation, CNTL voltage must be higher than its POR voltage even when EN voltage is pulled higher than enable high voltage. Typical POR voltage is 2.7V.

#### **VOUT Voltage Adjustment**

The VOUT voltage of EM5102 can be adjusted by external voltage divider. Refer to typical application circuit, VOUT voltage is calculated by the following equation,

 $V_{OUT} = (1 + R1/R2) \times 0.8V$ 

#### **Over Current Limit Function**

EM5102 features over current limiting function as well as output short circuit current fold back function. Typically, before the thermal protection is triggered, EM5102 can limit its output current to 2.8A. When output voltage is decreased, the limiting current level also decreases. When VOUT is short to GND, or VOUT voltage is zero, the output current level is limited to 1.6A, typically.

#### **Input and Output Capacitor Selection**

For CNTL pin, a 1uF ceramic capacitor is enough for bypass the supply of CNTL to GND. For VIN pin, 10uF or larger ceramic capacitor is required to provide bypass path in transient current demand. VOUT pin is also recommended to have 10uF or larger ceramic capacitor to be stable and reduce the VOUT voltage dip when fast loading transient is happened. A feed-forward capacitor can be placed between VOUT and FB pin to speed up the transient response, optionally.

### **Power Dissipation**

The max power depends on some conditions, including of thermal impedance, PCB layout, airflow, and so on. The max power dissipation can be calculated by the formula as below

$$P_{D(max)} = (T_{J(max)} - T_A) / \theta_{JA}$$

 $T_{J(max)}$  is the max junction temperature;  $\theta_{JA}$  is the thermal impedance from junction to ambient. The thermal impedance  $\theta_{JA}$  of exposed SOP-8 is package design and PCB design dependent. The thermal impedance can be reduced by increasing the copper area under the exposed pad of the SOP-8 package. So, to let the copper area as large as possible is helpful for the thermal performance of the exposed SOP-8 package.


For recommended specification of EM5102, the max junction temperature is 125 degree C. The  $\theta_{JA}$  of exposed SOP-8 is 75°C/W on the standard JEDEC 51-7(4 layers, 2S2P, copper 2 oz) thermal test board. The max power dissipation (at 25°C ambient, on the min exposed pad layout) can be calculated as below:

 $P_{D(max at 25^{\circ}C)} = (125^{\circ}C - 25^{\circ}C)/(75^{\circ}C/W) = 1.33W$ 






# Ordering & Marking Information Device Name: EM5102GE for PSOP-8



# **Outline Drawing**



### Dimension in mm

| Dimension | Α    | В    | С    | D    | Е    | F    | G    | Н    | - 1  | J    | K          | M    | N    |
|-----------|------|------|------|------|------|------|------|------|------|------|------------|------|------|
| Min.      | 4.70 | 3.70 | 5.80 | 0.33 |      | 1.20 | 0.02 | 0.40 | 0.19 | 0.25 | <b>0</b> ° | 1.94 | 1.94 |
| Тур.      |      |      |      |      | 1.27 |      |      |      |      |      |            |      |      |
| Max.      | 5.10 | 4.10 | 6.20 | 0.51 |      | 1.62 | 0.15 | 0.83 | 0.26 | 0.50 | 8°         | 2.49 | 2.49 |