

4M x 32 Low Power SDRAM (LPSPDRAM)

Preliminary (Rev 0.6 Sep./2003)

Features

- Clock rate: 133/125/100 MHz
- Fully synchronous operation
- Internal pipelined architecture
- Four internal banks (1M x 32bit x 4bank)
- Programmable Mode
 - CAS# Latency: 1, 2 & 3
 - Burst Length: 1, 2, 4, 8, or full page
 - Burst Type: Sequential & Interleave
 - Burst-Read-Single-Write
- Burst stop function
- Individual byte controlled by DQM0-3
- Auto Refresh and Self Refresh


- 4096 refresh cycles/64ms
- Single 3.0V, or 3.3V power supply
- Interface: LVTTTL
- Package : 90 ball-FBGA, 11x13mm, Lead Free

Ordering Information

Part Number	Frequency	Package
EM669325BG-7.5G ^(*)	133MHz	11x13 BGA
EM669325BG-8G ^(*)	125MHz	11x13 BGA
EM669325BG-1H/LG ^(*)	100MHz	11x13 BGA

(*) : G indicates Lead free package

Pin Assignment : Top View



Etron Technology, Inc.

No. 6, Technology Rd. V, Science-Based Industrial Park, Hsinchu, Taiwan 30077, R.O.C
 TEL: (886)-3-5782345 FAX: (886)-3-5778671

Etron Technology, Inc., reserves the right to make changes to its products and specifications without notice.

By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth.

The block diagram illustrates the memory architecture. On the left, input signals include CLK, CKE, CS#, RA#, CA#, WE#, A10/AP, A0, A9, A10, A11, BA0, and BA1. These signals are processed by several control blocks: CLO CK BUFFER, CO MM AND DECODER, CO LU MN COUN TER, ADDRESS BUFFER, and REFRESH COUN TER. The CO MM AND DECODER and ADDRESS BUFFER are connected to the CONTROL SIGNAL GE NER A TOR and the MODE REGISTER. The ADDRESS BUFFER is also connected to the DQ BUFFER. The CONTROL SIGNAL GE NER A TOR is connected to the DQ BUFFER and the four memory array blocks. The MODE REGISTER is connected to the CONTROL SIGNAL GE NER A TOR. The DQ BUFFER is connected to the DQ 0 to DQ 31 output and the four memory array blocks. The four memory array blocks are arranged vertically and are labeled: (BANK #0), (BANK #1), (BANK #2), and (BANK #3). Each block contains a Row Decoder, a Column Decoder, a Sense Amplifier, and a 4096 X 256 X 32 CELL ARRAY. The DQ BUFFER is connected to the DQ 0 to DQ 31 output and the four memory array blocks.

Pin Descriptions

Table 1. Pin Details of 4Mx32 LPSPDRAM

Symbol	Type	Description
CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates(HIGH) and deactivates(LOW) the CLK signal. If CKE goes low synchronously with clock(set-up and hold time same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. CKE is synchronous except after the device enters Power Down and Self Refresh modes, where CKE becomes asynchronous until exiting the same mode. The input buffers, including CLK, are disabled during Power Down and Self Refresh modes, providing low standby power.
BA0, BA1	Input	Bank Select: BA0 and BA1 defines to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied. The bank address BA0 and BA1 is used latched in mode register set.
A0-A11	Input	Address Inputs: A0-A11 are sampled during the BankActivate command (row address A0-A11) and Read/Write command (column address A0-A7 with A10 defining Auto Precharge) to select one location out of the 1M available in the respective bank. During a Precharge command, A10 is sampled to determine if all banks are to be precharged (A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set or Special Mode Register Set command.
CS#	Input	Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS#	Input	Row Address Strobe: The RAS# signal defines the operation commands in conjunction with the CAS# and WE# signals and is latched at the positive edges of CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE# signal. When the WE# is asserted "HIGH," the BankActivate command is selected and the bank designated by BS is turned on to the active state. When the WE# is asserted "LOW," the Precharge command is selected and the bank designated by BS is switched to the idle state after the precharge operation.
CAS#	Input	Column Address Strobe: The CAS# signal defines the operation commands in conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started by asserting CAS# "LOW." Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH."
WE#	Input	Write Enable: The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select the BankActivate or Precharge command and Read or Write command.
DQM0 - DQM3	Input	Data Input/Output Mask: Data Input Mask: DM0-DM3 are byte specific. Input data is masked when DM is sampled HIGH during a write cycle. DM3 masks DQ31-DQ24, DM2 masks DQ23-DQ16, DM1 masks DQ15-DQ8, and DM0 masks DQ7-DQ0.
DQ0-DQ31	Input/Output	Data I/O: The DQ0-31 input and output data are synchronized with the positive edges of CLK. The I/Os are byte-maskable during Reads and Writes.
NC	-	No Connect: These pins should be left unconnected.
VDDQ	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity.

V _{SSQ}	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
V _{DD}	Supply	Power Supply: +3.0V±0.3V, or +3.3V±0.3V
V _{SS}	Supply	Ground

Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 2 shows the truth table for the operation commands.

Table 2. Truth Table (Note (1), (2))

Command	State	CKE _{n-1}	CKE _n	DQM ⁽⁶⁾	BS0,1	A10	A11, A9-0	CS#	RAS#	CAS#	WE#
BankActivate	Idle ⁽³⁾	H	X	X	V	Row address		L	L	H	H
BankPrecharge	Any	H	X	X	V	L	X	L	L	H	L
PrechargeAll	Any	H	X	X	X	H	X	L	L	H	L
Write	Active ⁽³⁾	H	X	X	V	L	Column address (A0 ~ A7)	L	H	L	L
Write and AutoPrecharge	Active ⁽³⁾	H	X	X	V	H		L	H	L	L
Read	Active ⁽³⁾	H	X	X	V	L	Column address (A0 ~ A7)	L	H	L	H
Read and Autoprecharge	Active ⁽³⁾	H	X	X	V	H		L	H	L	H
Mode Register Set	Idle	H	X	X	OP code			L	L	L	L
No-Operation	Any	H	X	X	X	X	X	L	H	H	H
Burst Stop	Active ⁽⁴⁾	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
AutoRefresh	Idle	H	H	X	X	X	X	L	L	L	H
SelfRefresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
SelfRefresh Exit	Idle (SelfRefresh)	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Clock Suspend Mode Entry	Active	H	L	X	X	X	X	H	X	X	X
								L	H	H	H
Power Down Mode Entry	Any ⁽⁵⁾	H	L	X	X	X	X	H	X	X	X
								L	H	H	H
Clock Suspend Mode Exit	Active	L	H	X	X	X	X	X	X	X	X
Power Down Mode Exit	Any (PowerDown)	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Data Write/Output Enable	Active	H	X	L	X	X	X	X	X	X	X
Data Mask/Output Disable	Active	H	X	H	X	X	X	X	X	X	X


- Note:**
1. V = Valid, X = Don't care, L = Logic low, H = Logic high
 2. CKE_n signal is input level when commands are provided.
CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 3. These are states of bank designated by BA signal.
 4. Device state is 1, 2, 4, 8, and full page burst operation.
 5. Power Down Mode can not enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.
 6. DQM0-3

Commands

1 BankActivate

(RAS# = "L", CAS# = "H", WE# = "H", BA 0,1 = Bank, A0-A11 = Row Address)

The BankActivate command activates the idle bank designated by the BA0,1 (Bank Select) signal. By latching the row address on A0 to A11 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of $t_{RCD}(\text{min.})$ from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by $t_{RC}(\text{min.})$. The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the four banks. $t_{RRD}(\text{min.})$ specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.



■ : "H" or "L"

BankActivate Command Cycle (Burst Length = n, CAS# Latency = 3)

2 BankPrecharge command

(RAS# = "L", CAS# = "H", WE# = "L", BA0,1 = Bank, A10 = "L", A0-A9, A11 = Don't care)

The BankPrecharge command precharges the bank designated by BA0,1 signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after $t_{RAS}(\text{min.})$ is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by $t_{RAS}(\text{max.})$. Therefore, the precharge function must be performed in any active bank within $t_{RAS}(\text{max.})$. At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

3 PrechargeAll command


(RAS# = "L", CAS# = "H", WE# = "L", BA0,1 = Don't care, A10 = "H", A0-A9, A11 = Don't care)

The PrechargeAll command precharges all the four banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

4 Read command


(RAS# = "H", CAS# = "L", WE# = "H", BA0,1 = Bank, A10 = "L", A0-A7 = Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least $t_{RCD}(\text{min.})$ before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS# latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS# latency are determined by the mode register which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




Burst Read Operation(Burst Length = 4, CAS# Latency = 2, 3)

The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).




Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)


The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.



Read to Write Interval (Burst Length ≥ 4 , CAS# Latency = 3)




Read to Write Interval (Burst Length ≥ 4 , CAS# Latency = 2)



Read to Write Interval (Burst Length ≥ 4 , CAS# Latency = 2)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll command to the same bank. The following figure shows the optimum time that BankPrecharge/ PrechargeAll command is issued in different CAS# latency.



Read to Precharge (CAS# Latency = 2, 3)

5 Read and AutoPrecharge command


(RAS# = "H", CAS# = "L", WE# = "H", BS = Bank, A10 = "H", A0-A7 = Column Address)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of $\{t_{RP}(\text{min.}) + \text{burst length}\}$. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

6 Write command


(RAS# = "H", CAS# = "L", WE# = "L", BS = Bank, A10 = "L", A0-A7 = Column Address)

The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least $t_{RCD}(\text{min.})$ before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




Burst Write Operation (Burst Length = 4, CAS# Latency = 1, 2, 3)

A write burst without the AutoPrecharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).




Write Interrupted by a Write (Burst Length = 4, CAS# Latency = 1, 2, 3)

The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.



Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued m cycles after the clock edge in which the last data-in element is registered, where m equals t_{WR}/t_{CK} rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).



▨ : don't care

Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2.

Write to Precharge

7 Write and AutoPrecharge command (refer to the following figure)


(RAS# = "H", CAS# = "L", WE# = "L", BS = Bank, A10 = "H", A0-A7 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command can not occur within a time delay of $\{(burst\ length - 1) + t_{WR} + t_{RP(min.)}\}$. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.

8 Mode Register Set command


(RAS# = "L", CAS# = "L", WE# = "L", BS0,1 and A11-A0 = Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins BA0,1 and A11~A0 in the same cycle is the data written to the mode register. One clock cycle is required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.



Mode Register Set Cycle (CAS# Latency = 2, 3)

Mode Resistor Bitmap



Burst Definition, Addressing Sequence of Sequential and Interleave Mode


Burst Length	Start Address			Sequential	Interleave
	A2	A1	A0		
2	X	X	0	0, 1	0, 1
	X	X	1	1, 0	1, 0
4	X	0	0	0, 1, 2, 3	0, 1, 2, 3
	X	0	1	1, 2, 3, 0	1, 0, 3, 2
	X	1	0	2, 3, 0, 1	2, 3, 0, 1
	X	1	1	3, 0, 1, 2	3, 2, 1, 0
8	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

- 9 No-Operation command
(RAS# = "H", CAS# = "H", WE# = "H")


The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.

- 10 Burst Stop command
(RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS# latency (refer to the following figure). The termination of a write burst is shown in the following figure.



Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)



Termination of a Burst Write Operation (Burst Length = X, CAS# Latency = 1, 2, 3)

11 Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

12 AutoRefresh command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", BA0,1 = "Don't care", A0-A11 = "Don't care")

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms. The time required to complete the auto refresh operation is specified by $t_{RC}(\text{min.})$. To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, $t_{RP}(\text{min.})$, must be met before successive auto refresh operations are performed.

13 SelfRefresh Entry command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A11 = "Don't care")

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).

14 SelfRefresh Exit command

(CKE = "H", CS# = "H" or CKE = "H", RAS# = "H", CAS# = "H", WE# = "H")

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for $t_{RC}(\text{min.})$ because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended(masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

16 Clock Suspend Mode Exit / PowerDown Mode Exit command

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH"). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. $t_{PDE}(\text{min.})$ is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.

Absolute Maximum Rating

Symbol	Item	Rating	Unit
V _{IN} , V _{OUT}	Input, Output Voltage	- 1.0 ~ +4.6	V
V _{DD} , V _{DDQ}	Power Supply Voltage	-1.0 ~ +4.6	V
T _{OPR}	Operating Temperature	-25 ~ +85	°C
T _{STG}	Storage Temperature	- 55~ +150	°C
T _{SOLDER}	Soldering Temperature (10s)	260	°C
P _D	Power Dissipation	1.0	W
I _{OUT}	Short Circuit Output Current	50	mA

Note: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Recommended D.C. Operating Conditions (Ta = -25~85°C)

Parameter/ Condition	Symbol	Min	Typ	Max	Unit	Note
DRAM Core Supply VOLTAGE	V _{DD}	2.7	3.0	3.6	V	1
I/O Supply Voltage	V _{DDQ}	2.7	3.0	3.6	V	1
Input High (Logic 1) Voltage	V _{IH}	2.0	2.5	V _{DDQ} +0.3	V	1
Input Low (Logic 0) Voltage	V _{IL}	-0.3	0	0.8	V	1
Data Output High (Logic 1) Voltage	V _{OH}	2.4	-	-	V	1,2,4
Data Output High (Logic 1) Voltage	V _{OL}	-	-	0.4	V	1,3,5
Input Leakage Current (0V ≤ V _{IN} ≤ V _{DD} , All other pins not under test = 0V)	I _{IL}	-1.5		1.5	μA	

Note:

- 1 All voltages are referenced to V_{SS}.
- 2 I_{OUT} = - 2.0mA
- 3 I_{OUT} = + 2.0mA
- 4 V_{IH} (max) = 5.6V AC. The overshoot voltage duration is ≤ 5ns.
- 5 V_{IL} (min) = -2.0V AC. The undershoot voltage duration is ≤ 5ns.

Capacitance (V_{DD} = 2.5V, f = 1MHz, Ta = 25°C)

Symbol	Parameter	Min.	Max.	Unit
C _I	Input Capacitance	4	5	pF
C _{I/O}	Input/Output Capacitance	6	8	pF

Note: These parameters are periodically sampled and are not 100% tested.

D.C. CHARACTERISTICS (Ta = -25~85°C)

Description/Test condition		Symbol	- 75/8/1H/1L	Unit
			Max.	
Operating Current $t_{RC} \geq t_{RC}(\min)$, Outputs Open, Input signal one transition per one cycle	1 bank operation	I _{CC1}	150/145/140/130	mA
Precharge Standby Current in power down mode $t_{CK} = 15\text{ns}$, $\text{CKE} \leq V_{IL}(\max)$		I _{CC2P}	2	
Precharge Standby Current in power down mode $t_{CK} = \infty$, $\text{CKE} \leq V_{IL}(\max)$		I _{CC2PS}	2	
Precharge Standby Current in non-power down mode $t_{CK} = 15\text{ns}$, $\text{CS}\# \geq V_{IH}(\min)$, $\text{CKE} \geq V_{IH}$ Input signals are changed once during 30ns.		I _{CC2N}	30	
Precharge Standby Current in non-power down mode $t_{CK} = \infty$, $\text{CLK} \leq V_{IL}(\max)$, $\text{CKE} \geq V_{IH}$		I _{CC2NS}	12	
Active Standby Current in power down mode $\text{CKE} \leq V_{IL}(\max)$, $t_{CK} = 15\text{ns}$		I _{CC3P}	6	
Active Standby Current in power down mode $\text{CKE} \& \text{CLK} \leq V_{IL}(\max)$, $t_{CK} = \infty$		I _{CC3PS}	6	
Active Standby Current in non-power down mode $\text{CKE} \geq V_{IH}(\min)$, $\text{CS}\# \geq V_{IH}(\min)$, $t_{CK} = 15\text{ns}$		I _{CC3N}	60	
Active Standby Current in non-power down mode $\text{CKE} \geq V_{IH}(\min)$, $\text{CLK} \leq V_{IL}(\max)$, $t_{CK} = \infty$		I _{CC3NS}	50	
Operating Current (Burst mode) $t_{CK} = t_{CK}(\min)$, Outputs Open, Multi-bank interleave		I _{CC4}	220/210/180/170	
Refresh Current $t_{RC} \geq T_{RC}(\min)$		I _{CC5}	250/240/220/210	
Self Refresh Current $\text{CKE} \leq 0.2\text{V}$		I _{CC6}	800	uA

Electrical Characteristics and Recommended A.C. Operating Conditions

(V_{DD} = 2.7V~3.6V, Ta = -25~85°C) (Note: 1, 2, 3, 4)

Symbol	A.C. Parameter		- 75/8/1H/1L		Unit	Note
			Min.	Max.		
t _{RC}	Row cycle time(same bank)		65/66/70/84		ns	5
t _{RCD}	RAS# to CAS# delay (same bank)		20/20/20/24			5
t _{RP}	Precharge to refresh / row activate command (same bank)		20/20/20/24			5
t _{RRD}	Row activate to row active delay (different banks)		15/16/20/20			5
t _{RAS}	Row activate to percharge time (same bank)		45/46/50/60	100,000		5
t _{RDL}	Last data in to row precharge		10		ns	5
t _{CK1}	Clock cycle time	CL* = 1	- /- /- /25		ns	
t _{CK2}		CL* = 2	10/10/10/12			
t _{CK3}		CL* = 3	7.5/8/10/10			
t _{CH}	Clock high time		2.5/2.7/3/3			6
t _{CL}	Clock low time		2.5/2.7/3/3			
t _{AC1}	Access time from CLk (positive edge)	CL* = 1		- /- /- /18		5
t _{AC2}		CL* = 2		6/6/6/6		
t _{AC3}		CL* = 3		5.5/5.6/6/6		
t _{CCD}	CAS# to CAS# Delay time		1		CLK	5
t _{OH}	Data output hold time		2		ns	5
t _{LZ}	Data output low impedance		1			5
t _{HZ1}	Data output high impedance	CL* = 1		-/- /- /18		4
t _{HZ2}		CL* = 2		6/6/6/6		
t _{HZ3}		CL* = 3		5.5/5.6/6/6		
T _{IS}	Data/Address/Control Input set-up time		2.5/2.7/3/3			6
t _{IH}	Data/Address/Control Input hold time		1		ns	6
t _{REF}	Refresh period (4096 refresh cycles)			64	ms	


*CL is CAS# Latency.

Note:


- 1 Power-up sequence is described in Note 7.
- 2 A.C. Test Conditions

LVTTTL Interface

Reference Level of Output Signals	1.4V/1.4V
Output Load	Reference to the Under Output Load (B)
Input Signal Levels (V_{IH}/V_{IL})	2.4V/0.4V
Transition Time (Rise and Fall) of Input Signals	1ns
Reference Level of Input Signals	1.4V



LVTTTL D.C. Test Load (A)



LVTTTL A.C. Test Load (B)

3. Transition times are measured between V_{IH} and V_{IL} . Transition(rise and fall) of input signals are in a fixed slope (1 ns).
4. t_{HZ} defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
5. If clock rising time is longer than 1 ns, ($t_R / 2 - 0.5$) ns should be added to the parameter.
6. Assumed input rise and fall time t_T (t_R & t_F) = 1 ns
If t_R or t_F is longer than 1 ns, transient time compensation should be considered, i.e., $[(t_r + t_f)/2 - 1]$ ns should be added to the parameter.
7. Power up Sequence
Power up must be performed in the following sequence.
 - 1) Power must be applied to V_{DD} and V_{DDQ} (simultaneously) when all input signals are held "NOP" state and both CKE = "H" and DQM = "H." The CLK signals must be started at the same time.
 - 2) After power-up, a pause of 200μ seconds minimum is required. Then, it is recommended that DQM is held "HIGH" (V_{DD} levels) to ensure DQ output is in high impedance.
 - 3) All banks must be precharged.
 - 4) Mode Register Set command must be asserted to initialize the Mode register.
 - 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.

Timing Waveforms

Figure 1. AC Parameters for Write Timing (Burst Length=4, CAS# Latency=2)




Figure 2. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)




Figure 3. Auto Refresh (CBR) (Burst Length=4, CAS# Latency=2)




Figure 4. Power on Sequene and Auto Refresh (CBR)





Figure 5. Self Refresh Entry & Exit Cycle




Note: To Enter SelfRefresh Mode

1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in SelfRefresh mode as long as CKE stays "low".
4. Once the device enters SelfRefresh mode, minimum t_{RAS} is required before exit from SelfRefresh.

To Exit SelfRefresh Mode


5. System clock restart and be stable before returning CKE high.
6. Enable CKE and CKE should be set high for minimum time of t_{SRX} .
7. CS# starts from high.
8. Minimum t_{RC} is required after CKE going high to complete SelfRefresh exit.
9. 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.

Figure 6.1. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=1)




Note: CKE to CLK disable/enable = 1 clock

Figure 6.2. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=2)




Note: CKE to CLK disable/enable = 1 clock

Figure 6.3. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=3)




Note: CKE to CLK disable/enable = 1 clock

Figure 7.1. Clock Suspension During Burst Write (Using CKE)
(Burst Length = 4, CAS# Latency = 1)




Note: CKE to CLK disable/enable = 1 clock

Figure 7.2. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4, CAS# Latency=2)



Note: CKE to CLK disable/enable = 1 clock

Figure 7.3. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4, CAS# Latency=3)



Note: CKE to CLK disable/enable = 1 clock

Figure 8. Power Down Mode and Clock Mask (Burst Length=4, CAS# Latency=2)




Figure 9.1. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=1)




Figure 9.2. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=2)




Figure 9.3. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=3)




Figure 10.1. Random Column Write (Page within same Bank)
(Burst Length=4, CAS# Latency=1)





Figure 10.2. Random Column Write (Page within same Bank)
(Burst Length=4, CAS# Latency=2)



**Figure 10.3. Random Column Write (Page within same Bank)
(Burst Length=4, CAS# Latency=3)**




Figure 11.1. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=1)




Figure 11.2. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=2)




Figure 11.3. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=3)




Figure 12.1. Random Row Write (Interleaving Banks)
(Burst Length=8, CAS# Latency=1)





Figure 12.2. Random Row Write (Interleaving Banks)
(Burst Length=8, CAS# Latency=2)



* $t_{WR} > t_{WR}(\text{min.})$

Figure 12.3. Random Row Write (Interleaving Banks)
(Burst Length=8, CAS# Latency=3)




Figure 13.1. Read and Write Cycle (Burst Length=4, CAS# Latency=1)




Figure 13.2. Read and Write Cycle (Burst Length=4, CAS# Latency=2)




Figure 14.1. Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)




Figure 14.2. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)




Figure 15.1. Interleaved Column Write Cycle (Burst Length=4, CAS# Latency=1)




Figure 15.2. Interleaved Column Write Cycle (Burst Length=4, CAS# Latency=2)




Figure 15.3. Interleaved Column Write Cycle (Burst Length=4, CAS# Latency=3)






Figure 16. Random Row Read (Interleaving Banks)
(Burst Length=2, CAS# Latency=1)



Features of the Low-Power SDRAM Package:

- 90-FBGA, 11mm x 13mm plastic package
- 9x15 ball array with 3 depopulated rows in center
- 0.8mm ball pitch
- Low-profile, 1.2mm max height

(Ball-Side View)



All dimensions are in mm.