EM78P257

8-Bit Microcontroller with OTP ROM

Product Specification

Doc. Version 1.5

ELAN MICROELECTRONICS CORP.

May 2007



Trademark Acknowledgments: IBM is a registered trademark and PS/2 is a trademark of IBM. Windows is a trademark of Microsoft Corporation.

ELAN and ELAN logo with are trademarks of ELAN Microelectronics Corporation.

Copyright © 2002~2007 by ELAN Microelectronics Corporation All Rights Reserved

Printed in Taiwan

The contents of this specification are subject to change without further notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible for any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising from the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited. NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESSED WRITTEN PERMISSION OF ELAN MICROELECTRONICS.



ELAN MICROELECTRONICS CORPORATION

Headquarters:

No. 12, Innovation Road 1 Hsinchu Science Park Hsinchu, Taiwan 30077 Tel: +886 3 563-9977 Fax: +886 3 563-9966 http://www.emc.com.tw

Hong Kong:

Elan (HK) Microelectronics Corporation, Ltd. Flat A, 19F., World Tech Centre 95

How Ming Street, Kwun Tong Kowloon, HONG KONG Tel: +852 2723-3376 Fax: +852 2723-7780 elanhk@emc.com.hk

Shenzhen:

Elan Microelectronics Shenzhen, Ltd.

3F, SSMEC Bldg., Gaoxin S. Ave. I Shenzhen Hi-tech Industrial Park (South Area) Shenzhen 518057

CHINA

Tel: +86 755 2601-0565 Fax: +86 755 2601-0500

USA:

Elan Information Technology Group (USA)

1821 Saratoga Ave., Suite 250 Saratoga, CA 95070 USA

Tel: +1 408 366-8225 Fax: +1 408 366-8220

Shanghai:

Elan Microelectronics Shanghai, Ltd.

23/Bldg. #115 Lane 572, Bibo Road Zhangjiang Hi-Tech Park Shanghai, CHINA Tel: +86 21 5080-3866 Fax: +86 21 5080-4600



Contents

1	Gen	eral Des	scription	1
2	Feat	ures		1
3	Pin /	Assignr	ment	2
4	Pin l	Descrip	tion	3
	4.1	EM78F	P257AP/AM	3
	4.2	EM78F	P257AKM	4
	4.3	EM78F	P257BP/BM/BKM	5
5	Fund		escription	
	5.1	Operat	ional Registers	6
		5.1.1	R0 (Indirect Addressing Register)	
		5.1.2	R1 (Timer Clock / Counter)/TCC	
		5.1.3	R2 (Program Counter) & Stack/PC	
		5.1.4	R3 (Status Register)	
		5.1.5	R4 (RAM Select Register)	
		5.1.6	R5 ~ R6 (Port 5 ~ Port 6)	
		5.1.7	R7 (Port 7)	
		5.1.8	R9 (CMPOUT Status Register & TCC Status Register)	
		5.1.9	RA (TCC Control Register 1)	
		5.1.10	RB (TCC Control Register 2)	
			RC (TCC Prescaler Counter)	
			RD (IR Control Register)	
			RE (Mouse Control Register)	
		5.1.14	RF (Interrupt Status Register)	.13
		5.1.15	R10 ~ R3F	.13
	5.2		l Purpose Registers	
		5.2.1	A (Accumulator)	
		5.2.2	CONT (Control Register)	
		5.2.3	IOC50 ~ IOC70 (I/O Port Control Registers)	
		5.2.4	IOC80 (TCC Control Register):	
		5.2.5	IOC90 (CMP Control Register):	
		5.2.6	IOCA0 (CO- Input Combination Sequence)	
		5.2.7	IOCB0 (Pull-down Control Register)	
		5.2.8	IOCC0 (Open-drain Control Register)	
		5.2.9	IOCD0 (Pull-high Control Register)	
		5.2.10	IOCE0 (WDT Control Register)	
			IOCF0 (Interrupt Mask Register)	
			IOC51 (TCCA Counter)	
			IOC61 (TCCBL Counter) /LSB Counter	
			IOC71 (TCCBH Counter) /MSB Counter	



	5.2.15	10081 (TCCC Counter)	∠5
	5.2.16	IOC91 (Low-time Register)	25
	5.2.17	IOCA1 (High-time Register)	25
	5.2.18	IOCB1 (Pulse Timer Register)	25
5.3	TCC/V	VDT & Prescaler	26
5.4	I/O Po	rts	27
5.5	Reset	and Wake-up	29
	5.5.1	Reset	
	5.5.2	/RESET Configuration	37
	5.5.3	The Status of RST, T, and P of the Status Register	
5.6	Interru	pt	38
5.7	Timer/	Counter	40
	5.7.1	Overview	
	5.7.2	Function Description	
	5.7.3	Programming the Related Registers	
5.8	Compa	arator	
	5.8.1	External Reference Signal	
	5.8.2	Comparator Outputs	
	5.8.3	Programming the Related Registers	
	5.8.4	Interrupt	
	5.8.5	Wake-up from Sleep Mode	44
5.9	Oscilla	itor	45
	5.9.1	Oscillator Modes	
	5.9.2	Crystal Oscillator/Ceramic Resonators (Crystal)	45
	5.9.3	External RC Oscillator Mode	
	5.9.4	RC Oscillator Mode with Internal Capacitor	48
	5.9.5	Internal RC Oscillator Mode	48
5.10	Power	-on Considerations	49
	5.10.1	Programmable Oscillator Set-up Time	49
	5.10.2	External Power-on Reset Circuit	49
	5.10.3	Residue-Voltage Protection	50
5.11	Mouse	Application Mode	51
	5.11.1	Overview & Features	51
		5.11.1.1 Overview:	51
		5.11.1.2 Features:	51
	5.11.2	Function Description	52
	5.11.3	Programming the Related Registers	52
	5.11.4	Mouse Mode Timing	55
5.12	Infrare	d Remote Application Mode	57
		Overview & Features	
		5.12.1.1 Overview:	57
		5.12.1.2 Features:	57



		5.12.2 Function Description	59
		5.12.2.1 Operation of the Hardware Modulator	59
		5.12.3 Pin Description	60
		5.12.4 Programming the Related Registers	60
		5.12.5 IR Mode Timing	63
	5.13	Code Option	64
		5.13.1 Code Option Register (Word 0)	
		5.13.2 Customer ID Register (Word 1)	65
	5.14	Instruction Set	66
	5.15	Timing Diagrams	69
6	Abs	olute Maximum Ratings	70
7	Elec	trical Characteristics	70
	7.1	DC Electrical Characteristic	70
	7.2	AC Electrical Characteristic	72
	7.3	Device Characteristic	73
		APPENDIX	
A		kage Types	
В		kage Information	
	B.1	18-Lead Plastic Dual in line (PDIP) — 300 mil	
	B.2	18-Lead Plastic Small Outline (SOP) — 300 mil	
	B.3	20- Lead Plastic Shrink Small Outline (SSOP) — 209 mil	
	B.4	20-Lead Plastic Dual in line (PDIP) — 300 mil	86
	B.5	20-Lead Plastic Small Outline (SOP) — 300 mil	86



Specification Revision History

Doc. Version	Revision Description	Date
1.0	Initial version	2002/05/06
1.1	Added AKM/BKM Package type, RC Drift Rate, DC and AC Electrical Characteristics	2003/03/18
1.2	Removed BKM Package type, Changed the Power-on reset contents	2003/06/27
1.3	Added AC, DC curve	2004/05/23
1.4	Removed prescalers from TCCA, TCCB and TCCC	2004/07/27
1.5	 Modified the contents and format of the features, Fig 5-1 Function Block Diagram and Fig 5-4 Block Diagram of TCC and WDT Modified the RESET example codes on Section 5.5.1. 	2007/05/02



1 General Description

The EM78P257A/B is an 8-bit microprocessor designed and developed with low-power and high-speed CMOS technology. It has an on-chip 2K×13-bit Electrical One Time Programmable Read Only Memory (OTP-ROM). It provides a protection bit to prevent intrusion of user's OTP memory code. Twelve Code option bits are also available to meet user's requirements.

With its enhanced OTP-ROM feature, the EM78P257A/B provides a convenient way of developing and verifying user's programs. Moreover, this OTP device offers the advantages of easy and effective program updates, using development and programming tools. User can avail of the ELAN Writer to easily program his development code.

2 Features

- CPU configuration
 - 2K×13 bits on-chip ROM
 - 80×8 bits on-chip registers (SRAM)
 - · 8-level stacks for subroutine nesting
 - Less than 1.5 mA at 5V/4MHz
 - Typically 15 μA, at 3V/32kHz
 - Typically 1 μA, during Sleep mode
- I/O port configuration
 - 3 bidirectional I/O ports: P5, P6, P7
 - 18 I/O pins
 - · Wake-up port: P5
 - 8 Programmable pull-down I/O pins
 - 8 programmable pull-high I/O pins
 - 8 programmable open-drain I/O pins
 - External interrupt : P60
- Operating voltage range:
 - OTP version:

Operating voltage range: 2.3V~5.5V

- Operating temperature range: 0~70°C (commercial)
- Operating frequency range (base on 2 clocks):
 - Crystal mode: DC~20MHz/2clks @ 5V, DC~8MHz/2clks @ 3V
 - ERC mode: DC~16MHz/2clks @ 5V, DC~4MHz/2clks @ 3V
 - RC oscillator mode with Internal Capacitor
 - IRC mode:

Oscillation mode : 4MHz, 32.768kHz, 1MHz, 455kHz Process deviation : Typ \pm 3%, Max \pm 5% Temperature deviation : \pm 10% (0°C~70°C)

- Peripheral configuration
 - real time clock/counter (TCC) with selective signal sources, trigger edges, and overflow interrupt
 - 8-bit real time clock/counter (TCCA, TCCC) and 16-bit real time clock/counter (TCCB) with overflow interrupt
 - Easily implemented Mouse application circuit
 - Easily implemented IR (Infrared remote control) application circuit
 - · 4 sets of comparators
- Five available interrupts:
 - TCC, TCCA, TCCB, TCCC overflow interrupt
 - Input-port status changed interrupt (wake-up from sleep mode)
 - External interrupt
 - · Comparators status change interrupt
 - IR/PWM interrupt
- Special features
 - Programmable free running watchdog timer (1ms:18ms)
 - Power saving Sleep mode
 - Selectable Oscillation mode
 - Power-on voltage detector (2.0V \pm 0.1V)
- Package type:

18-pin DIP 300mil : EM78P257AP
 20-pin DIP 300mil : EM78P257BP
 18-pin SOP 300mil : EM78P257AM
 20-pin SOP 300mil : EM78P257BM
 20-pin SSOP 209mil : EM78P257AKM



3 Pin Assignment

(1) 18-Pin DIP/SOP

(2) 20-Pin SSOP




Fig. 3-1 EM78P257AP/AM/AKM

(3) 20-Pin DIP/SOP




Fig. 3-2 EM78P257BP/BM



Pin Description

4.1 EM78P257AP/AM

Symbol	Pin No.	Туре	Function
P70~P71	4, 15	I/O	General purpose input/output pin P71 is input pin only Default value after a power-on reset
P60~P67	6~13	I/O	General purpose input/output pin Open-drain Default value after a power-on reset
P50~P55	1~3 16~18	I/O	General purpose input/output pin Pull-high/pull-down Default value after a power-on reset Wake up from sleep mode when the status of the pin changes
CIN1-, CIN1+ CIN2-, CIN2+ CIN3-, CIN3+ CIN4-, CIN4+ CO1, CO2 CO3, CO4	CIN2-, CIN2+ 3, 2 I CIN3-, CIN3+ 7, 8 I CIN4-, CIN4+ 12, 11 I CO1, CO2 18, 1 O		"-": the input pin of Vin- of the comparator "+": the input pin of Vin+ of the comparator Pin CO1~4 are the comparator outputs
OSCI	16	I	Crystal type: Crystal input terminal or external clock input pin RC type: RC oscillator input pin
osco	15	I/O	Crystal type: Crystal input terminal or external clock input pin. RC type: clock output with a duration of one instruction cycle External clock signal input
/RESET	4	I	Internal Pull-high is on if defined as /RESET. If set as /RESET and remains at logic low, the device will be reset Voltage on /RESET/Vpp must not exceed Vdd during normal mode
TCC TCC1, TCC2 TCC3, TCC4	3 7, 12 18, 17	I	External Timer/Counter input
IR OUT	13	0	IR mode output pin, capable of sinking 20mA
/INT	6	ļ	External interrupt pin triggered by a falling edge
VDD	14	_	Power supply
VSS	5	_	Ground



4.2 EM78P257AKM

Symbol	Pin No.	Туре	Function
P70~P71	17, 4	I/O	General purpose input/output pin P71 is input pin only Default value after a power-on reset
P60~P67	7~14	I/O	General purpose input/output pin Open-drain Default value after a power-on reset
P50~P55	1~3 18~20	I/O	General purpose input/output pin Pull-high/pull-down Default value after a power-on reset Wake up from sleep mode when the status of the pin changes
CIN1-, CIN1+ CIN2-, CIN2+ CIN3-, CIN3+ CIN4-, CIN4+ CO1, CO2 CO3, CO4	18, 19 3, 2 8, 9 13, 12 20, 1 10, 11	0 0	"-": the input pin of Vin- of the comparator "+": the input pin of Vin+ of the comparator Pin CO1~4 are the comparator outputs
OSCI	18	I	Crystal type: Crystal input terminal or external clock input pin RC type: RC oscillator input pin
osco	17	I/O	Crystal type: Crystal input terminal or external clock input pin. RC type: clock output with a duration of one instruction cycle External clock signal input
/RESET	4	I	Internal Pull-high is on if defined as /RESET. If set as /RESET and remains at logic low, the device will be reset Voltage on /RESET/Vpp must not exceed Vdd during normal mode
TCC TCC1, TCC2 TCC3, TCC4	3 8, 13 20, 19	I	External Timer/Counter input
IR OUT	14`	0	IR mode output pin, capable of sinking 20mA
/INT	7		External interrupt pin triggered by a falling edge
VDD	15, 16	_	Power supply
VSS	5, 6	-	Ground



4.3 EM78P257BP/BM/BKM

Symbol	Pin No.	Туре	Function
P70~P71	16, 5	I/O	General purpose input/output pin P71 is input pin only Default value after a power-on reset
P60~P67	7~14	I/O	General purpose input/output pin Open-drain Default value after a power-on reset
P50~P57	1~4 17~20	I/O	General purpose input/output pin Pull-high/pull-down Default value after a power-on reset Wake up from sleep mode when the status of the pin changes
CIN1-, CIN1+ CIN2-, CIN2+ CIN3-, CIN3+ CIN4-, CIN4+ CO1, CO2 CO3, CO4	17, 18 4, 3 8, 9 13, 12 19, 2 10, 11	- - - - 0 0	"-": the input pin of Vin- of the comparator "+": the input pin of Vin+ of the comparator Pin CO1~4 are the comparator outputs
OSCI	17	I	Crystal type: Crystal input terminal or external clock input pin RC type: RC oscillator input pin
osco	16	I/O	Crystal type: Crystal input terminal or external clock input pin. RC type: clock output with a duration of one instruction cycle External clock signal input
/RESET	5	I	Internal Pull-high is on if defined as /RESET. If set as /RESET and remains at logic low, the device will be reset Voltage on /RESET/Vpp must not exceed Vdd during normal mode
TCC TCC1, TCC2 TCC3, TCC4 TCC5, TCC6	4 8, 13 19, 18 1, 20	I	External Timer/Counter input
IR OUT	14`	0	IR mode output pin, capable of sinking 20mA
/INT	7	I	External interrupt pin triggered by a falling edge
VDD	15	-	Power supply
VSS	6	_	Ground



5 Function Description




Fig. 5-1 Functional Block Diagram

5.1 Operational Registers

5.1.1 R0 (Indirect Addressing Register)

R0 is not a physically implemented register. It is used as an indirect addressing pointer. Any instruction using R0 as a pointer actually accesses data pointed by the RAM Select Register (R4).

5.1.2 R1 (Timer Clock / Counter)/TCC

- Incremented by an external signal edge which is defined by the TE bit (CONT-4) through the TCC pin, or by the instruction cycle clock.
- Writable and readable as any other registers.
- The prescaler (RC) is assigned to TCC.
- The contents of the prescaler counter is cleared only when a value is written to the TCC register.



5.1.3 R2 (Program Counter) & Stack/PC

■ Depending on the device type, R2 and hardware stack are 11-bits wide. The structure is depicted in Fig. 5-2.




Fig. 5-2 Program Counter Organization

- Generates 2K×13 on-chip ROM addresses to the relative programming instruction codes. One program page is 1K words long.
- R2 is set as all "0"s when under RESET condition.
- "JMP" instruction allows direct loading of the lower 10 program counter bits. Thus,"JMP" allows PC go to any location within a page.
- "CALL" instruction loads the lower 10 bits of the PC, and then PC+1 is pushed into the stack. Thus, the subroutine entry address can be located anywhere within a page.
- "RET" ("RETL k", "RETI") instruction loads the program counter with the contents of the top-level stack.
- "ADD R2,A" allows the contents of 'A' to be added to the current PC, and the ninth and tenth bits of the PC are cleared.
- "MOV R2,A" allows to load an address from the "A" register to the lower 8 bits of the PC, and the ninth and tenth bits of the PC are cleared.
- Any instruction that is written to R2 (e.g. "ADD R2,A", "MOV R2,A", "BC R2,6",.....) will cause the ninth and tenth bits (A8~A9) of the PC to be cleared. Thus, the computed jump is limited to the first 256 locations of a page.



- In the case of EM78P257A/B, the second most significant bit (A10) will be loaded with the contents of bit PS0 in the status register (R3) upon the execution of a "JMP", "CALL", or any other instructions which write to R2.
- All instructions are single cycle (fclk/2 or fclk/4), except for the instructions that would change the contents of R2. This instruction will need one more instruction cycle.

	Address	R PAGE registers	IOCX0 PAGE registers	IOCX1 PAGE registers		
	00	R0 (Indirect Addressing Register)	Reserve	Reserve		
	01	R1 (Time Clock Counter)	CONT (Control Register)	Reserve		
	02	R2 (Program Counter)	Reserve	Reserve		
	03	R3 (Status Register)	Reserve	Reserve		
\dashv	04	R4 (RAM Select Register)	Reserve	Reserve		
	05	R5 (Port 5)	IOC50 (I/O Port Control Register)	IOC51 (TCCA Counter)		
	06	R6 (Port 6)	IOC60 (I/O Port Control Register)	IOC61 (TCCBL Counter)		
Ī	07	R7 (Port 7)	IOC70 (I/O Port Control Register)	IOC71 (TCCBH Counter)		
	08	Reserve	IOC80 (TCC Control Register)	IOC81 (TCCC Counter)		
Ī	09	R9 (CMPOUT Status Register & TCC Status Register)	IOC90 (CMP Control Register)	IOC91 (Low-time Register)		
Ī	0A	RA (TCC Control Register 1)	IOCA0 (CO-Input Combine sequence)	IOCA1 (High-time Register)		
Ī	0B	RB (TCC Control Register 2)	IOCB0 (Pull-down Control Register)	IOCB1 (Pulse time Register)		
	0C	RC (TCC Prescaler Register)	IOCC0 (Open-drain Control Register)	Reserve		
Ī	0D	RD (IR Control Register)	IOCD0 (Pull-high Control Register)	Reserve		
Ī	0E	RE (Mouse Control Register)	IOCE0 (WDT Control Register)	Reserve		
	0F	RF (Interrupt Status Register)	IOCF0 (Interrupt Mask Register)	Reserve		
Ī	10			,		
	: 1F	General Registers				
>	20 : 3F	Bank 0 Bank 1				

Fig. 5-3 Data Memory Configuration



5.1.4 R3 (Status Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RST	IOCS	PS0	Т	Р	Z	DC	С

Bit 7 (RST): Bit for reset type

Set to 1 if wake-up from sleep on pin change or comparator status change.

Set to 0 if wake-up from other reset types

Bit 6 (IOCS): Select the Segment of the control register

0 = Segment 0 (IOC50~IOCF0) is selected

1 = Segment 1 (IOC51~IOCC1) is selected

Bit 5 (PS0): Page select bits. PS0 is used to select a program memory page. When executing a "JMP", "CALL", or other instructions that causes the program counter to change (e.g. MOV R2,A), PS0 is loaded into the 11th bit of the program counter, selecting one of the available program memory pages. Note that RET (RETL, RETI) instruction does not change the PS0 bits. That is, the return will always be back to the page from where the subroutine was called, regardless of the current PS0 bit setting.

PS0	Program Memory Page [Address]			
0	Page 0 [000-3FF] Page 1 [400-7FF]			
1				

Bit 4 (T): Time-out bit

Set to 1 with the "SLEP" and "WDTC" command, or during power on and reset to 0 by WDT time-out.

Bit 3 (P): Power down bit

Set to 1 during power on or by a "WDTC" command and reset to 0 by a "SLEP" command.

Bit 2 (Z): Zero flag

Set to "1" if the result of an arithmetic or logic operation is zero.

Bit 1 (DC): Auxiliary carry flag

Bit 0 (C): Carry flag

5.1.5 R4 (RAM Select Register)

Bit 7: Set to "0" all the time.

Bit 6: Used to select either Bank 0 or Bank 1.

Bits 5~0: used to select a register (Address: 00~0F, 10~3F) in indirect addressing mode.

See the Data Memory Configuration in Fig. 5-3.



5.1.6 R5 ~ R6 (Port 5 ~ Port 6)

R5 and R6 are I/O registers.

Only the lower six bits of R5 are available (applicable to EM78P257A)

The upper two bits of R5 are fixed to 0 (if EM78P257A is selected)

5.1.7 R7 (Port 7)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	-	-	I/O	I/O

R7 is an I/O register.

Only the lower two bits of R7 are available.

5.1.8 R9 (CMPOUT Status Register & TCC Status Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMPOUT4	CMPOUT3	CMPOUT2	CMPOUT1		TCCCIF	TCCBIF	TCCAIF

Bit 7 (CMPOUT4): Comparator 4 output result

Bit 6 (CMPOUT3): Comparator 3 output result

Bit 5 (CMPOUT2) Comparator 2 output result

Bit 4 (CMPOUT1): Comparator 1 output result

Bit 4~Bit 7 are read only.

Bit 3: Not used, read as'0'.

Bit 2 (TCCCIF): TCCC overflow interrupt flag. Set when TCCC overflows, reset by

software.

Bit 1 (TCCBIF): TCCB overflow interrupt flag. Set when TCCB overflows, reset by

software.

Bit 0 (TCCAIF): TCCA overflow interrupt flag. Set when TCCA overflows, reset by

software.

5.1.9 RA (TCC Control Register 1)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	-	TCCAIE	-	-

Bit 7~Bit 3: Not used, read as '0'.

Bit 2 (TCCAIE): TCCAIF interrupt enable bit.

0 : disable TCCAIF interrupt

1 : enable TCCAIF interrupt

Bit 1 Set to "0" all the time

Bit 0 Not used



5.1.10 RB (TCC Control Register 2)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	TCCBIE	-	-	-	TCCCIE	-	-

Bit 7 Not used.

Bit 6(TCCBIE) TCCBIF interrupt enable bit.

0 : disable TCCBF interrupt

1 : enable TCCBIF interrupt

Bit 5 Set to "0" all the time.

Bits 4~3 Not used.

Bit 2 (TCCCIE) TCCCIF interrupt enable bit.

0 : disable TCCCIF interrupt1 : enable TCCCIF interrupt

Bit 1 Set to "0" all the time.

Bit 0 Not used.

5.1.11 RC (TCC Prescaler Counter)

TCC prescaler counter can be read and written to.

PSR2	PSR1	PSR0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	TCC Rate
0	0	0	•	ı	1	-	-	-	-	V	1:2
0	0	1	•	ı	1	-	-	-	V	V	1:4
0	1	0	-	-	-	-	-	V	V	V	1:8
0	1	1	-	1	1	-	V	V	V	V	1:16
1	0	0	ı	ı	1	V	V	V	V	V	1:32
1	0	1		1	V	V	V	V	V	V	1:64
1	1	0	-	V	V	V	V	V	V	V	1:128
1	1	1	V	V	V	V	V	V	V	V	1:256

^{*} V: valid value

5.1.12 RD (IR Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DP1	DP0	MF1	MF0	IRE	HF	LGP	PWM

Bit 7: Bit 6 (DP1: DP0): Ratios of duty and period of modulated frequency

DP1	DP0	Ratio
0	0	1 : 2 (default)
0	1	1:3
1	0	1:4
1	1	-



Bit 5: Bit 4 (MF1: MF0): Modulated frequency

MF1	MF0	Fosco
0	0	Fosc/1
0	1	-
1	0	Fosc/4
1	1	Fosc/8

Bit 3 (IRE) Infrared Remote Enable bit

0: Disable IRE. Disable H/W Modulator Function.

1 : Enable IRE. Disable RB (Bit 4 (TCCBTE) and Bit 5 (TCCBTS)), and TCCBX acts as a down counter. Enable H/W Modulator Function. Pin 67 defined as IR OUT.

Bit 2 (HF) High Frequency. When HF = 1; the Low-time part of the generated pulse is modulated with a frequency Fosco.

Bit 1 (LGP) Long Pulse. When LGP = 1, the contents of the High-time register are ignored. A single pulse is generated; its pulse is high.

Pulse width = (Contents of Low-time register) x (number of pulse) x (1/Fosc)

If HF = 1, this pulse is modulated with a frequency Fosco (selected by MF1 or MF0).

Bit 0 (PWM) Pulse Width Modulation. When PWM = 1 and LGP = 0, the LSB Counter and MSB Counter are disabled, a continuous pulse train is generated, and the output signal is actually a PWM waveform format of PWM.

5.1.13 RE (Mouse Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MOUSEN	-	-	-	-	-	-	-

Bit 7 (MOUSEN) Mouse application Enable bit.

- **0** Disable MOUSEN. TCCA, TCCB and TCCC are increment counters.
- 1 : Enable MOUSEN. TCCA, TCCBL and TCCC function as up/down counters. The other pin assignment refers to IOC80 and IOC90.

Bit 6~Bit 0 Not used.



5.1.14 RF (Interrupt Status Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMP4IF	CMP3IF	CMP2IF	CMP1IF	-	EXIF	ICIF	TCIF

Note: "1" means with interrupt request" 0" means no interrupt occurs

Bit 7 (CMP4IF) Status changed interrupt flag. Set as change occurs in theComparator CO4 output, reset by software.

Bit 6 (CMP3IF) Status changed interrupt flag. Set as change occurs in the Comparator CO3 output, reset by software.

Bit 5 (CMP2IF) Status changed interrupt flag. Set as change occurs in the Comparator CO2 output, reset by software.

Bit 4 (CMP1IF) Status changed interrupt flag. Set as change occurs in the Comparator CO1 output, reset by software.

Bit 3 Not used, read as '0'

Bit 2 (EXIF) External interrupt flag. Set by on the /INT pin, and reset by software.

Bit 1 (ICIF) Port 5 input status changed interrupt flag. Set when Port 5 input

changes, and reset by software.

Bit 0 (TCIF) TCC overflow interrupt flag. Set when TCC overflows, and reset by

software.

RF can be cleared by instruction but cannot be set.

IOCF0 is the relative interrupt mask register.

5.1.15 R10 ~ R3F

All these are 8-bit general purpose registers.



5.2 Special Purpose Registers

5.2.1 A (Accumulator)

Internal data transfer operation, or instruction operand holding usually involves the temporary storage function of the Accumulator, which is not an addressable register.

5.2.2 CONT (Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTE	INT	TS	TE	-	PSR2	PSR1	PSR0

Bit 7 (INTE) INT signal edge

0: interrupt occurs at the rising edge on the INT pin

1 : interrupt occurs at the falling edge on the INT pin

Bit 6 (INT) Interrupt enable

0 : masked by DISI or hardware interrupt

1 : enabled by ENI/RETI instructions

Bit 5 (TS) TCC signal source

0: internal instruction cycle clock

1: transition on TCC pin

Bit 4 (TE) TCC signal edge

0: increment if the transition from low to high takes place on TCC pin

1 : increment if the transition from high to low takes place on TCC pin\

Bit 3 Not used.

Bit 2 (PSR2) ~ Bit 0 (PSR0) TCC prescaler bits.

PSR2	PSR1	PSR0	TCC Rate
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

The CONT register is both readable and writable.

Bit 6 is read only.



5.2.3 IOC50 ~ IOC70 (I/O Port Control Registers)

0 = defines the relative I/O pin as output

1 = puts the relative I/O pin into high impedance

Only the higher two bits of IOC5 can be defined (for EM78P257B only)

Only the lower two bits of IOC7 can be defined, the others bits are not available.

IOC5, IOC6 and IOC7 are both readable and writable.

5.2.4 IOC80 (TCC Control Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCC2E	TCC4E	TCC6E	TCCBE	-	-	-	-

Bit 7 (TCC2E): Control bit used to enable the second input of the counter

For EM78P257A

- 0 = Define P66 as a bidirectional I/O pin.
- 1 = If MOUSEN is equal to '1', Pin 12 is defined as another input pin of TCCA. If MOUSEN is equal to '0', Pin 12 is a bidirectional I/O pin.

For EM78P257B

- 0 = Define P66 as a bi-directional I/O pin.
- 1 = If MOUSEN is equal to '1', Pin 13 is defined as another input pin of TCCA. If MOUSEN is equal to '0', Pin 13 is a bidirectional I/O pin.

Bit 6 (TCC4E): Control bit used to enable the second input of the counter

For EM78P257A

- 0 = Defines P50 as a bidirectional I/O pin.
- 1 = If MOUSEN is equal to '1', Pin 17 is defined as another input pin of TCCB. If MOUSEN is equal to '0', Pin 17 is a bidirectional I/O pin.

For EM78P257B

- **0** = Defines P50 as a bidirectional I/O pin.
- 1 = If MOUSEN is equal to '1', Pin 18 is defined as another input pin of TCCB. If MOUSEN is equal to '0', Pin 18 is a bidirectional I/O pin.

Bit 5 (TCC6E): Control bit used to enable the second input of the counter (for EM78P257B only)

For EM78P257B

- **0** = Defines P57 as a bidirectional I/O pin.
- 1 = If MOUSEN is equal to '1', pin 20 is defined as another input pin of TCCC. If MOUSEN equal to '0', Pin 20 is a bidirectional I/O pin.



Bit 4 (TCCBE): Control bit is used to enable the most significant byte of counter

- **0** = Disable the most significant byte of TCCBH (default value). TCCB is an 8-bit counter.
- **1** = Enable the most significant byte of TCCBH. TCCB is a 16-bit counter.

Bit 3~Bit 0 Not used.

5.2.5 IOC90 (CMP Control Register):

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
COIE4	COIE3	COIE2	COIE1	CE4	CE3	CE2	CE1

Bit 7 (COIE7): Set P64 as the output of Comparator CO4 (CE4 must be enabled)

0 = output disabled, and carry out the function of P64

1 = output enabled

Bit 6 (COIE3): Set P63 as the output of Comparator CO3 (CE3 must be enabled)

0 = output disabled, and carry out the function of P63

1 = output enabled

Bit 5 (COIE2): Set P52 as the output of Comparator CO2 (CE2 must be enabled)

0 = output disabled, and carry out the function of P52

1 = output enabled

Bit 4 (COIE1): Set P51 as the output of Comparator CO1 (CE1 must be enabled)

0 = output disabled, and carry out the function of P51

1 = output enabled

Bit 3 (CE4): Comparator (CO4) enable bit

0 = Comparator is CO4 off (default value).

For EM78P257A

Pin 10 can choose P64 only.

Pin 11 can choose P65 only.

Pin 12 can choose P66 or TCC2 only. If MOUSEN is '1' and TCC2E of IOC80 is also '1', then set the pin to TCC2, otherwise set to P66.



Pin 11 can choose P64 only.

Pin 12 can choose P65 only.

Pin 13 can choose P66 or TCC2 only. If MOUSEN is '1' and TCC2E of IOC80 is also '1', then set the pin to TCC2, otherwise set to P66.

1 = Comparator is CO4 on.

For EM78P257A

Pin 10 can choose P64 or CO4 only, as determined by COIE4 of IOC90.

Pin 11 can choose CIN4+ only.

Pin 12 can choose P66, CIN4- or TCC2, and the choice is determined by IOCA0. If CIN4- is not chosen as Comparator 1(-) input, this pin will decide to set MOUSEN as '1' and TCC2E of IOC80 is also set as '1', then set the pin to TCC2, otherwise set the pin to P66.

For EM78P257B

Pin 11 can choose P64 or CO4 only, as determined by COIE4 of IOC90.

Pin 12 can choose CIN3+ only.

Pin 13 can choose P66, CIN4- or TCC2, and the choice is determined by IOCA0. If CIN4- is not chosen as Comparator 1(-) input, this pin will decide to set MOUSEN as '1' and TCC2E of IOC80 is also set as '1', then set the pin to TCC2, otherwise set the pin to P66.

Bit 2 (CE3): Comparator (CO3) enable bit

0 = Comparator CO3 is off (default value).

For EM78P257A

Pin 9 can choose P63 only.

Pin 8 can choose P62 only.

Pin 7 can choose P61 or TCC1 only. If MOUSEN is '1', define pin as an input of TCCA (TCC1). If MOUSEN is '0', then the choice is decided by TCCATS of RA.



Pin 10 can choose P63 only.

Pin 9 can choose P62 only.

Pin 8 can choose P61 or TCC1 only. If MOUSEN is '1' defined as an input pin of TCCA (TCC1), if MOUSEN is '0', then the choice is decided by TCCATS of RA.

1 = Comparator CO3 is on.

For EM78P257A

Pin 9 can choose P63 or CO3 only, as determined by COIE3 of IOC90.

Pin 8 can choose CIN3+ only.

Pin 7 can choose P61, CIN3- or TCC1, and the choice is determined by IOCA0. If CIN3- is not chosen as Comparator 1(-) input, then this pin's status will be decided by TCCATS of RA. When TCCATS is '1', then Pin 7 is defined as TCC1, otherwise the status is defined as P61.

For EM78P257B

Pin 10 can choose P63 or CO3 only, as determined by COIE3 of IOC90.

Pin 9 can choose CIN3+ only.

Pin 8 can choose P61, CIN3- or TCC1, as determined by IOCA0. If CIN3-is not chosen as Comparator 1(-) input, then this pin's status is determined by TCCATS of RA. When TCCATS is '1', then Pin 8 is defined as TCC1, otherwise the status is defined as P61.

Bit 1 (CE2): Comparator (CO2) enable bit

0 = Comparator CO2 is off (default value).

For EM78P257A

Pin 1 can choose P52 only.

Pin 2 can choose P53 only.

Pin 3 can choose P54 or TCC only, as determined by Bit 5 of Control Register (CONT-5). When TS is '1', then Pin 3 is defined as TCC, otherwise the status is defined as P54.



Pin 2 can choose P52 only.

Pin 3 can choose P53 only.

Pin 4 can choose P54 or TCC only, as determined by Bit 5 of Control Register (CONT-5). When TS is '1', then Pin 4 is defined as TCC, otherwise the status is defined as P54.

1 = Comparator CO2 is on.

For EM78P257A

Pin 1 can choose P52 or CO2 only, as determined by COIE2 of IOC90.

Pin 2 can choose CIN2+ only.

Pin 3 can choose P54, CIN2- or TCC, as determined by IOCA0. If CIN2-is not chosen as Comparator 1(-) input, then this pin is determined by Bit 5 of Control Register (CONT-5). When TS is '1', then Pin 3 is defined as TCC, otherwise status is defined as P54.

For EM78P257B

Pin 2 can choose P52 or CO2 only, as determined by COIE2 of IOC90.

Pin 3 can choose CIN2+ only.

Pin 4 can choose P54, CIN2- or TCC as determined by IOCA0. If CIN2- is not chosen as Comparator 1(-) input, then this pin is determined by Bit 5 of Control Register (CONT-5). When TS is '1', then Pin 4 is defined as TCC, otherwise status is defined as P54.

Bit 0 (CE1): Comparator (CO1) enable bit

0 = Comparator CO1 is off (default value).

For EM78P257A

Pin 18 can choose P51 or TCC3 only. If MOUSEN is '1', it is defined as an input of TCCB (TCC3). If MOUSEN is '0', then the choice is determined by TCCBTS of RB.

Pin 17 can choose P50 or TCC4 only. If MOUSEN is '1' and TCC4E of IOC80 is also '1', then choose TCC4, otherwise choose P50.

Pin 16 can choose P55 or OSCI only, and the choice is determined by Bits 9, 8, 7 of the CODE option. When the choice is '1, 1, 1', then Pin 16 is defined as P55, otherwise the status is defined as OSCI.



Pin 19 can choose P51 or TCC3 only. If MOUSEN is '1', it is defined as an input of TCCB (TCC3), if MOUSEN is '0', then the choice is determined by TCCBTS of RB.

Pin 18 can choose P50 or TCC4 only. If MOUSEN is '1' and TCC4E of IOC80 is also '1', then choose TCC4, otherwise choose P50.

Pin 17 can choose P55 or OSCI only, and the choice is determined by Bits 9, 8, 7 of the Code option. When the choice is '1, 1, 1', then Pin 17 is defined as P55, otherwise the status is defined as OSCI.

1 = Comparator CO1 is on.

For EM78P257A

Pin 18 can choose P51 or CO1 only, and the choice is determined by COIE1 of IOC90.

Pin 17 can choose CIN1+ only.

Pin 16 can choose P55, CIN1- or OSCI, and is determined by IOCA0. If CIN1- is not chosen as Comparator 1(-) input, then this pin's status is determined by Bits 9, 8, 7 of the Code option. When the choice is '1, 1, 1', then Pin 16 is defined as P55, otherwise the status is defined as OSCI.

For EM78P257B

Pin 19 can choose P51 or CO1 only, and the choice is determined by COIE1 of IOC90.

Pin 18 can choose CIN1+ only.

Pin 17 can choose P55, CIN1- or OSCI, and is determined by IOCA0. If CIN1- is not chosen as comparator 1(-) input, then this pin's status is determined by Bits 9, 8, 7 of the Code option. When the choice is '1, 1, 1', then Pin 17 is defined as P55, otherwise the status is defined as OSCI.



5.2.6 IOCA0 (CO-Input Combination Sequence)


There are 16 combinations of the negative inputs of the four comparators.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	CI3	CI2	CI1	CI0

Table 1 List of CO-Input Combination Sequence

CI3	CI2	CI1	CIO	CO- Input Combine Status	Comment
0	0	0	0	N/A	1, 2, 3, and 4 → negative input
0	0	0	1	1, 2	$CIN2 \rightarrow$ negative input; $CIN1 \rightarrow$ normal I/O pin
0	0	1	0	1, 3	$CIN3 \rightarrow negative input; CIN1 \rightarrow normal I/O pin$
0	0	1	1	1, 4	CIN4- \rightarrow negative input; CIN1 \rightarrow normal I/O pin
0	1	0	0	2, 3	CIN3 \rightarrow negative input; CIN2 \rightarrow normal I/O pin
0	1	0	1	2, 4	$CIN4 \rightarrow$ negative input; $CIN2 \rightarrow$ normal I/O pin
0	1	1	0	3, 4	CIN4 \rightarrow negative input; CIN3 \rightarrow normal I/O pin
0	1	1	1	1, 2, 3	CIN3 \rightarrow negative input; CIN (1, 2) \rightarrow normal I/O pin
1	0	0	0	1, 2, 4	CIN4 \rightarrow negative input; CIN (1, 2) \rightarrow normal I/O pin
1	0	0	1	1, 3, 4	CIN4 \rightarrow negative input; CIN (1, 3) \rightarrow normal I/O pin
1	0	1	0	2, 3, 4	CIN4 \rightarrow negative input; CIN (2, 3) \rightarrow normal I/O pin
1	0	1	1	1, 2, 3, 4	CIN4 \rightarrow negative input; CIN (1, 2, 3) \rightarrow normal I/O pin
1	1	0	0	3, 2	CIN2 \rightarrow negative input; CIN 3 \rightarrow normal I/O pin
1	1	0	1	4, 2	CIN2 \rightarrow negative input; CIN 4 \rightarrow normal I/O pin
1	1	1	0	4, 3, 2	$CIN2 \rightarrow negative input; CIN (3, 4) \rightarrow normal I/O pin$
1	1	1	1	1, 4, 3	CIN3 \rightarrow negative input; CIN (1, 4) \rightarrow normal I/O pin

Example: (CI3, CI2, CI1, CI0) = $(1010) \rightarrow$ Comparator 4(-) combined together with Comparator 3(-) and Comparator 2(-), and both CIN2- and CIN3- function as normal I/O pins.





5.2.7 IOCB0 (Pull-down Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
/PD57	/PD56	/PD55	/PD54	/PD53	/PD52	/PD51	/PD50

Bit 7 (/PD57): Control bit used to enable the P57pull-down pin (for EM78P257B only)

0: Enable internal pull-down

1 : Disable internal pull-down

Bit 6 (/PD56): Use to enable the P56 pull-down pin (for EM78P257B only)

Bit 5 (/PD55): Use to enable the P55 pull-down pin

Bit 4 (/PD54): Use to enable the P54 pull-down pin

Bit 3 (/PD53): Use to enable the P53 pull-down pin

Bit 2 (/PD52): Use to enable the P52 pull-down pin

Bit 1 (/PD51): Use to enable the P51 pull-down pin

Bit 0 (/PD50): Use to enable the P50 pull-down pin

The IOCB0 Register is both readable and writable.

5.2.8 IOCC0 (Open-drain Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OD67	OD66	OD65	OD64	OD63	OD62	OD61	OD60

Bit 7 (OD67): Use to enable the P67 open-drain pin

0 : Disable open-drain output

1 : Enable open-drain output

Bit 6 (OD66): Use to enable the P66 open-drain pin

Bit 5 (OD65): Use to enable the P65 open-drain pin

Bit 4 (OD64): Use to enable the P64 open-drain pin

Bit 3 (OD63): Use to enable the P63 open-drain pin

Bit 2 (OD62): Use to enable the P62 open-drain pin

Bit 1 (OD61): Use to enable the P61 open-drain pin

Bit 0 (OD60): Use to enable the P60 open-drain pin

The IOCC0 Register is both readable and writable.



5.2.9 IOCD0 (Pull-high Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
/PH57	/PH56	/PH55	/PH54	/PH53	/PH52	/PH51	/PH50

Bit 7 (/PH57): Use to enable the pull-high function of P57 pin (for EM78P257B only)

0 : Enable internal pull-high1 : Disable internal pull-high

Bit 6 (/PH56): Use to enable the pull-high function of P56 pin (for EM78P257B only)

Bit 5 (/PH55): Use to enable the pull-high function of P55 pin

Bit 4 (/PH54): Use to enable the pull-high function of P54 pin

Bit 3 (/PH53): Use to enable the pull-high function of P53 pin

Bit 2 (/PH52): Use to enable the pull-high function of P52 pin

Bit 1 (/PH51): Use to enable the pull-high function of P51 pin

Bit 0 (/PH50): Use to enable the pull-high function of P50 pin

The IOCD0 Register is both readable and writable.

5.2.10 IOCE0 (WDT Control Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTE	EIS	-	-	-	PSW2	PSW1	PSW0

Bit 7 (WDTE): Control bit used to enable the Watchdog timer

0 : Disable WDT

1 : Enable WDT

WDTE is both readable and writable.

Bit 6 (EIS): Control bit used to define the function of P60 (/INT) pin

0: P60, bidirectional I/O pin

1 : /INT, external interrupt pin. In this case, the P60 I/O control bit (Bit 0 of IOC6) must be set to "1".

When EIS is "0", the path of /INT is masked. When EIS is "1", the status of /INT pin can also be read by way of reading Port 6 (R6). Refer to Fig. 5-6. EIS is both readable and writable.

Bits 5~3 Not used.

Bit 2 (PSW2) ~ Bit 0 (PSW0) WDT prescaler bits.

PSW2	PSW1	PSW0	WDT Rate
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128



5.2.11 IOCF0 (Interrupt Mask Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMP4IE	CMP3IE	CMP2IE	CMP1IE	PPC/CMP	EXIE	ICIE	TCIE

Bit 7 (CMP4IE) CMP3IF interrupt enable bit

0: disable CMP4IF interrupt

1 : enable CMP4IF interrupt

Bit 6 (CMP3IE) CMP3IF interrupt enable bit

0: disable CMP3IF interrupt

1 : enable CMP3IF interrupt

Bit 5 (CMP2IE) CMP2IF interrupt enable bit

0 : disable CMP2IF interrupt

1 : enable CMP2IF interrupt

Bit 4 (CMP1IE) CMP1IF interrupt enable bit

0: disable CMP1IF interrupt

1 : enable CMP1IF interrupt

Bit 3 (CMP/PPC) Wake-up by an Interrupt source

0: PPC, wake-up by Port 5 input status change (if enabled)

1 : CMP, wake-up by comparators status change (if enabled)

Bit 2 (EXIE) EXIF interrupt enable bit

0 : disable EXIF interrupt

1 : enable EXIF interrupt

Bit 1 (ICIE) ICIF interrupt enable bit

0: disable ICIF interrupt

1: enable ICIF interrupt

Bit 0 (TCIE) TCIF interrupt enable bit

0: disable TCIF interrupt

1 : enable TCIF interrupt

Individual interrupt is enabled by setting its associated control bit in the IOCF0 to "1".

Global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. Refer to Fig. 5-8.

The IOCF0 register is both readable and writable.



5.2.12 IOC51 (TCCA Counter)

TCCA is an 8-bit clock counter. It can be read, written and cleared on any reset condition. When in Mouse-Mode, it is an Up/down Counter, else it is an Up Counter.

5.2.13 IOC61 (TCCBL Counter) /LSB Counter

TCCBL is an 8-bit clock counter which is for the least significant byte of TCCBX. TCCBL can be read, written and cleared on any reset condition. When in Mouse-Mode, it is an Up/down Counter; when in IR-Mode, it is a Down Counter, else it is an Up Counter.

5.2.14 IOC71 (TCCBH Counter) /MSB Counter

TCCBH is an 8-bit clock counter which is for the most significant byte of TCCBX. TCCBH can be read, written and cleared on any reset condition. When TCCBE (IOC80) is "0" then TCCBH is disabled, when TCCBE is "1" then TCCB is a 16-bit length counter. When it is in IR-Mode, it is a Down Counter, else it is an Up Counter.

5.2.15 IOC81 (TCCC Counter)

TCCC is an 8-bit clock counter. It can be read, written and cleared on any reset condition. When in Mouse-Mode, it is Up/down Counter, else it is Up Counter.

5.2.16 IOC91 (Low-time Register)

The 8-bit Low-time register controls the active or Low period of the pulse.

The decimal value of its contents determines the number of oscillator cycles and verifies that the IR OUT pin is active. The active period of IR OUT can be calculated as follows:

$$t_{Low} = \frac{\left(decimal_value_held_in_Low - time_register\right)}{f_{osco}}$$

5.2.17 IOCA1 (High-time Register)

The 8-bit High-time register controls the inactive or High period of the pulse.

The decimal value of its contents determines the number of oscillator cycles and verifies that the IR OUT pin is inactive. The inactive period of IR OUT can be calculated as follows:

$$t_{\mathit{High}} = \frac{\left(decimal_value_held_in_High - time_register \right)}{f_{\mathit{OSCO}}}$$

5.2.18 IOCB1 (Pulse Timer Register)

The contents of the Low-time and High-time register are loaded alternately into the Pulse timer. When loaded, the contents of the Pulse timer are decremented on every oscillator cycle. Upon reaching zero, the Pulse timer will be loaded with the contents of the other registers.



5.3 TCC/WDT & Prescaler

There are two 8-bit counters available as prescalers for the TCC and WDT respectively. The PSR0~PSR2 bits of the CONT register are used to determine the ratio of the prescaler of TCC. Likewise, the PWR0~PWR2 bits of the IOCE0 register are used to determine the WDT prescaler. The prescaler (PSR0~PSR2) is cleared by the instructions each time they are written into TCC. The WDT and prescaler will be cleared by the "WDTC" and "SLEP" instructions. Fig. 5-4 depicts the circuit diagram of TCC/WDT.

- R1 (TCC) is an 8-bit timer/counter. The TCC clock source can be an internal clock or external signal input (edge selectable from the TCC pin). If the TCC signal source is from an internal clock, TCC will be incremented by 1 at every instruction cycle (without prescaler). As illustrated in Fig. 5-4, selection of CLK=Fosc/2 or CLK=Fosc/4 depends on the Code Option bit <CLKS>. CLK=Fosc/2 is selected if the CLKS bit is "0", and CLK=Fosc/4 is selected if the CLKS bit is "1". If the TCC signal source is from an external clock input, TCC will increment by 1 at every falling edge or rising edge of the TCC pin.
- The watchdog timer is a free running on-chip RC oscillator. The WDT will continue running even after the oscillator driver has been turned off (i.e. in sleep mode). During normal operation or sleep mode, a WDT time-out (if enabled) will cause the device to reset. The WDT can be enabled or disabled at any time during normal mode by software programming. Refer to WDTE bit of IOCE0 register. With no prescaler, the WDT time-out period is approximately 18 ms¹ or 1 ms² (one oscillator start-up timer period).




Fig. 5-4 TCC and WDT Block Diagram

VDD=3V, Setup time period = $1.22ms \pm 30\%$.

-

¹ VDD=5V, Setup time period = 15.4ms ± 30%.

VDD=3V, Setup time period = 17.6ms ± 30%.

² VDD=5V, Setup time period = 1.07ms ± 30%.



5.4 I/O Ports

The I/O registers, (Port 5, Port 6, and Port 7), are bidirectional tri-state I/O ports. Port 5 is pulled-high internally by software. Likewise, P6 has open-drain output also through software. Port 5 has an input status changed interrupt (or wake-up) function and is pulled-down by software. Each I/O pin can be defined as "input" or "output" pin by the I/O control register (IOC5 ~ IOC7). The I/O registers and I/O control registers are both readable and writable. The I/O interface circuits for Port 5, Port 6 and Port 7 are shown in Fig. 5-5, Fig. 5-6, and Fig. 5-7 respectively.




Fig. 5-5 I/O Port and I/O Control Register Circuit for Port 6 and Port 7




Fig. 5-6 I/O Port and I/O Control Register Circuit for P60 (/INT)






Fig. 5-7 I/O Port and I/O Control Register Circuit for P50~P57




Fig. 5-8 Block Diagram of I/O Port 5 with Input Change Interrupt/Wake-up



Table 2 Usage of Port 5 Input Status Change Wake-up/Interrupt Function

Usage of Port 5 Input Status C	hanged Wake-up/Interrupt		
(I) Wake-up from Port 5 Input Status Change	(II) Port 5 Input Status Change Interrupt		
(a) Before Sleep	1. Read I/O Port 5 (MOV R5,R5)		
1. Disable WDT	2. Execute "ENI"		
2. Read I/O Port 5 (MOV R5,R5)	3. Enable interrupt (Set IOCF0.1)		
3. Execute "ENI" or "DISI"	4. IF Port 5 change (interrupt)		
4. Enable interrupt (Set IOCF0.1)	→ Interrupt vector (3FEH)		
5. Execute "SLEP" instruction			
(b) After Wake-up			
1. IF "ENI" → Interrupt vector (3FEH)			
2. IF "DISI" \rightarrow Next instruction			

5.5 Reset and Wake-up

5.5.1 Reset

A reset is initiated by one of the following events-

- (1) Power-on reset;
- (2) /RESET pin input "low", or
- (3) Watch dog timer time-out (if enabled).

The device is kept in a reset condition for a period of approximately 18ms³ or 1ms⁴ (one oscillator start-up timer period) after the reset is detected. **The Initial Address is 000h**. Once a reset occurs, the following events are performed.

- The oscillator is running, or will be started.
- The Program Counter (R2) is set to all "0".
- All I/O port pins are configured as input mode (high-impedance state).
- The Watchdog timer and prescaler are cleared.
- When power is switched on, the upper 3 bits of R3 are cleared.
- The bits of the CONT register are set to all "1" except for the Bit 6 (INT flag).
- The bits of the IOCB0 register are set to all "1".
- The IOCC0 register is cleared.
- The bits of the IOCD0 register are set to all "1".
- Bit 7 of the IOCE0 register is set to "1", and the other registers are cleared.
- RF and IOCF0 register are cleared.

VDD=5V, Setup time period = 15.4ms ± 30%. VDD=3V, Setup time period = 17.6ms ± 30%.

VDD=5V, Setup time period = 1.07ms ± 30%.
VDD=3V, Setup time period = 1.22ms ± 30%.



The sleep (power down) mode is attained by executing the "SLEP" instruction. While entering sleep mode, WDT (if enabled) is cleared but keeps on running. The controller can be awakened by

- (1) External reset input on /RESET pin
- (2) WDT time-out (if enabled)
- (3) Port 5 input status change (if enabled)
- (4) Comparator status change

The first two cases will cause the EM78P257A/B to reset. The T and P flags of R3 can be used to determine the source of the reset (wake-up). Case 3 is considered a continuation of program execution and the global interrupt ("ENI" or "DISI" is executed) determines whether or not the controller branches to the interrupt vector following a wake-up. If ENI is executed before SLEP, the instruction will begin to execute from Address 3FEH after a wake-up. If DISI is executed before SLEP, the operation will restart from the instruction right next to SLEP after wake-up.

Only one of Cases 2 and 3 can be enabled before entering the sleep mode. That is,

- [a] if Port 5 input status changed interrupt is enabled before SLEP, WDT must be disabled by software. However, the WDT bit in the option register remains enabled. Hence, the EM78P257A/B can be awakened only by Case 1 or 3. Similarly, the same procedures should be applied if comparator status change interrupt is used. The device can be awakened only by Case 1 or 4.
- **[b]** if WDT is enabled before SLEP, Port 5 Input Status Change Interrupt must be disabled. Hence, the EM78P257A/B can be awakened only by Case 1 or 2. Refer to the section on Interrupt.

If Port 5 Input Status Change Interrupt is used to wake-up the EM78P257A/B, the following instructions must be executed before SLEP:

```
MOV A, @xx000110b
                           ; Select internal TCC clock
CONTW
CLR R1
                           ; Clear TCC and prescaler
WDTC
                            ; Clear WDT and prescaler
MOV A, @0xxxx110b
IOW RE
                           ; Disable WDT and select
                            ; prescaler1:64
                           ; Read Port 5
MOV R5, R5
MOV A, @00000x1xb
                           ; Enable Port 5 input change interrupt
IOW RF
                           ; Enable (or disable) global
ENI (or DISI)
                             interrupt
SLEP
                           ; Sleep
NOP
```



In a similar way, if the Comparator Status Changed Interrupt is used to wake-up the EM78P257A/B, the following instructions must be executed before SLEP:

```
MOV A, @0bxx000110
                           ; Select internal TCC clock
CONTW
CLR R1
                           ; Clear TCC and prescaler
WDTC
                           ; Clear WDT and prescaler
MOV A, @0xxxx110b
                           ; Disable WDT and select
IOW RE
                           ; prescaler1:64
MOV A, @0b1111xxxx
                           ; Enable comparator high interrupt
IOW RF
                           ; Enable (or disable) global
ENI (or DISI)
                             interrupt
                           ; Sleep
SLEP
NOP
```

One problem user must be aware of, is that after waking up from the sleep mode, WDT will enable automatically. The WDT operation (being enabled or disabled) should be handled appropriately by software after waking up from sleep mode.

Table 3 Summary of the Registers Initialized Values

Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	C57	C76	C55	C54	C53	C52	C51	C50
		Power-on	1	1	1	1	1	1	1	1
N/A	IOC50	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	C67	C66	C65	C64	C63	C62	C61	C60
		Power-on	1	1	1	1	1	1	1	1
N/A IOC60	IOC60	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	Х	Х	Х	Х	Х	Х	C71	C70
		Power-on	1	1	1	1	1	1	1	1
N/A	IOC70	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TCC2E	TCC4E	TCC6E	TCCBE	Х	Х	Х	Х
	IOC80	Power-on	0	0	0	0	0	0	0	0
N/A	(TCCCR)	/RESET and WDT	0	0	0	0	0	0	0	0
(.	(1.3001)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	COIE4	COIE3	COIE2	COIE1	CE4	CE3	CE2	CE1
	IOC90	Power-on	0	0	0	0	0	0	0	0
N/A	(CMPCR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	Х	Х	Х	Х	CI3	CI2	CI1	CI0
	IOCA0	Power-on	1	1	1	1	0	0	0	0
N/A	(COICS)	/RESET and WDT	1	1	1	1	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	/PD57	/PD56	/PD55	/PD54	/PD53	/PD52	/PD51	/PD50
	IOCB0	Power-on	1	1	1	1	1	1	1	1
N/A	(PDCR)	/RESET and WDT	1	1	1	1	1	1	1	1
	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	
	Bit Name	OD67	OD66	OD65	OD64	OD63	OD62	OD61	OD60	
	IOCC0	Power-on	0	0	0	0	0	0	0	0
N/A	(ODCR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	/PH57	/PH56	/PH55	/PH54	/PH53	/PH52	/PH51	/PH50
	IOCD0	Power-on	1	1	1	1	1	1	1	1
N/A	(PHCR)	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	WDTC	EIS	Х	Х	Х	PSW2	PSW1	PSW0
		Power-on	0	0	1	1	1	1	1	1
N/A	IOCE0	/RESET and WDT	0	0	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	1	1	1	Р	Р	Р
		Bit Name	CMP4IE	CMP3IE	CMP2IE	CPM1IE	PPC/C MP	EXIE	ICIE	TCIE
N/A	IOCF0	Power-on	0	0	0	0	0	0	0	0
IN/A	IOOFU	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	TCCA7	TCCA6	TCCA5	TCCA4	TCCA3	TCCA2	TCCA1	TCCA0
	IOC51	Power-on	0	0	0	0	0	0	0	0
N/A	(TCCA)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TCCBL7	TCCBL6	TCCBL5	TCCBL4	TCCBL3	TCCBL2	TCCBL1	TCCBL0
	IOC61	Power-on	0	0	0	0	0	0	0	0
N/A	(TCCBL)	/RESET and WDT	0	0	0	0	0	0	0	0
	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	
		Bit Name	TCCBH7	TCCBH6	TCCBH5	TCCBH4	TCCBH3	TCCBH2	TCCBH1	TCCBH0
	IOC71	Power-on	0	0	0	0	0	0	0	0
N/A	(TCCBH)	/RESET and WDT	0	0	0	0	0	0	0	0
	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	
		Bit Name	TCCC7	TCCC6	TCCC5	TCCC4	TCCC3	TCCC2	TCCC1	TCCC0
	IOC81	Power-on	0	0	0	0	0	0	0	0
N/A	(TCCC)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	LTR7	LTR6	LTR5	LTR4	LTR3	LTR2	LTR1	LTR0
	IOC91	Power-on	0	0	0	0	0	0	0	0
N/A	(LTR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	HTR7	HTR6	HTR5	HTR4	HTR3	HTR2	HTR1	HTR0
	IOCA1	Power-on	0	0	0	0	0	0	0	0
N/A	(HTR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	PTR7	PTR6	PTR5	PTR4	PTR3	PTR2	PTR1	PTR0
	IOCB1	Power-on	0	0	0	0	0	0	0	0
N/A	(PTR)	/RESET and WDT	0	0	0	0	0	0	0	0
	(PIK)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		Bit Name	INTE	INT	TS	TE	Х	PSR2	PSR1	PSR0	
		Power-on	1	0	1	1	1	1	1	1	
N/A	CONT	/RESET and WDT	1	0	1	1	1	1	1	1	
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	
		Bit Name	-	-	-	-	-	-	-	-	
		Power-on	U	U	U	U	J	U	U	U	
0x00	R0(IAR)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р	
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	
		Bit Name	-	-	-	-	-	-	-	-	
		Power-on	0	0	0	0	0	0	0	0	
0x01	R1(TCC)	/RESET and WDT	0	0	0	0	0	0	00	0	
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	
		Bit Name	-	-	-	-	-	-	-	-	
		Power-on	0	0	0	0	0	0	0	0	
0x02	R2(PC)	/RESET and WDT	0	0	0	0	0	0	0	0	
		Wake-up from Pin Change	Jump to address 0x08 or continue to execute next instruction								
		Bit Name	RST	IOCS	PS0	Т	Р	Z	DC	С	
		Power-on	0	0	0	1	1	U	U	U	
0x03	R3(SR)	/RESET and WDT	Р	0	0	t	t	Р	Р	Р	
		Wake-up from Pin Change	Р	Р	Р	t	t	Р	Р	Р	
		Bit Name	GP1	BS	Χ	Х	Χ	Х	Х	Х	
		Power-on	U	0	U	U	U	U	U	U	
0x04	R4(RSR)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р	
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	
		Bit Name	P57	P56	P55	P54	P53	P52	P51	P50	
		Power-on	1	1	1	1	1	1	1	1	
0x05	R5	/RESET and WDT	1	1	1	1	1	1	1	1	
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р	



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	P67	P66	P65	P64	P63	P62	P61	P60
		Power-on	1	1	1	1	1	1	1	1
0x06	R6	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	1	-	-	-	P71	P70
		Power-on	U	U	U	U	U	U	U	U
0x7	R7	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	-	-	-	-
		Power-on	U	U	U	U	U	U	U	U
0x8	R8	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	CMPOUT4	CMPOUT3	CMPOUT2	CMPOUT1	-	TCCCIF	TCCBIF	TCCAIF
		Power-on	0	0	0	0	0	0	0	0
0x9	R9	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	1	-	-	TCCAIE	-	ı
	RA	Power-on	0	0	0	0	0	0	0	0
0xA	(TCC	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
	CR1)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	TCCBIE	-	-	-	TCCCIE	-	1
	RB	Power-on	0	0	0	0	0	0	0	0
0xB	(TCC	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
	CR2)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	-	-	-	-
	RC	Power-on	0	0	0	0	0	0	0	0
0xC	(TCCPR)	/RESET and WDT	0	0	0	0	0	0	0	0
	(TCCPR)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	DP1	DP0	MF1	MF0	IRE	HF	LGP	PWM
	RD	Power-on	0	0	0	0	0	0	0	0
0xD	(TMR2H)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	MOUSEN	-	-	-	-	-	1	-
	RE	Power-on	0	0	0	0	0	0	0	0
0xE (TMR2L)	/RESET and WDT	0	0	0	0	0	0	0	0	
	,	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	CMP4IF	CMP3IF	CMP2IF	CMP1IF	-	EXIF	ICIF	TCIF
	RF	Power-on	0	0	0	0	0	0	0	0
0xF	(ISR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	0	0	0	0	0	0	0	0
		Bit Name	-	-	-	-	-	-	-	-
		Power-on	U	U	U	U	U	U	U	U
0x10~0x3F	R10~R3F	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р

Legend: x: Not used

U: Unknown or don't care

P: Previous value before reset

t: Check Table 4

^{*} Refer to tables provided in the next section (Section 5.5.3).



5.5.2 /RESET Configuration

When the Reset bit in the Option word is programmed to 0, the external /RESET pin is enabled. When programmed to 1, the internal /RESET pin is enabled, tied to the internal Vdd and the pin is defined as P71. Refer to Fig. 5-9.




Fig. 5-9 Reset of Controller Block Diagram

5.5.3 The Status of RST, T, and P of the Status Register

A reset condition is initiated by one of the following events:

- 1. Power-on condition.
- 2. High-low-high pulse on the /RESET pin, or
- 3. Watchdog timer time-out.

The values of RST, T, and P, as listed in Table 4 below are used to check how the processor wakes up.

Table 5 shows the events which may affect the status of RST, T, and P.

Table 4 Values of RST, T, and P after a reset

Reset Type	RST	T	Р
Power on	0	1	1
/RESET during Operating mode	0	*P	*P
/RESET wake-up during Sleep mode	0	1	0
WDT during Operating mode	0	0	1
WDT wake-up during Sleep mode	0	0	0
Wake-Up on pin change during Sleep mode	1	1	0

^{*} P: Previous status before reset



Table 5 Status of RST, T, and P when Affected by Events

Event	RST	T	Р
Power on	0	1	1
WDTC instruction	*P	1	1
WDT time-out	0	0	*P
SLEP instruction	*P	1	0
Wake-Up on pin change during Sleep mode	1	1	0

P: Previous status before reset

5.6 Interrupt

The EM78P257A/B has five interrupt sources as listed below:

- (1) TCC overflow interrupt
- (2) Port 5 Input Status Changed Interrupt
- (3) External interrupt [(P60, /INT) pin]
- (4) Comparators status change
- (5) IR OUT interrupt

Before the Port 5 Input Status Change Interrupt is enabled, reading Port 5 (e.g. "MOV R5,R5") is necessary. Each Port 5 pin will have this feature if its status changes. The Port 5 Input Status Change Interrupt will wake up the EM78P257A/B from the sleep mode if it is enabled prior to going into sleep mode by executing SLEP instruction. When wake-up occurs, the controller will continue to execute program in-line if the global interrupt is disabled. . If the global interrupt is enabled, it will branch out to the interrupt vector 3FEH.

RF is the interrupt status register that records the interrupt requests in the relative flags/bits. IOCF0 is an interrupt mask register. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. Once in the interrupt service routine, the source of an interrupt can be determined by polling the flag bits in RF. The interrupt flag bit must be cleared by instructions before leaving the interrupt service routine to avoid recursive interrupts.

The flag (except ICIF0 bit) in the Interrupt Status Register (RF) is set regardless of the status of its mask bit or the execution of ENI. Note that the outcome of RF will be the logic AND of RF and IOCF0 (refer to Fig. 5-10). The RETI instruction ends the interrupt routine and enables the global interrupt (the execution of ENI).

When an interrupt is generated by the Timer clock/counter (when enabled), the next instruction will be fetched from Address 3FA, 3F8, 3F6, and 3F4H (TCC, TCCA, TCCB, and TCCC). When an interrupt is generated by the Comparators (when enabled), the next instruction will be fetched from Address 3F2, 3F0, 3EE, or 3ECH individually (CO1, CO2, CO3, or CO4). Before the interrupt subroutine is executed, the contents of ACC and the R3 register will be saved by hardware. If another interrupt occurs, the ACC and R3 will be replaced by the new interrupt. After the interrupt service routine is finished, ACC and R3 will be pushed back.






Fig. 5-10 Interrupt Input Circuit




Fig. 5-11 Interrupt Backup Diagram

In EM78P257A/B, each individual interrupt source has its own interrupt vector as depicted in Table 6.

Table 6 Interrupt vector

Interrupt Vector	Interrupt Status
3EC	Comparator CO4 interrupt
3EE	Comparator CO3 interrupt
3F0	Comparator CO2 interrupt
3F2	Comparator CO1 interrupt
3F4	TCCC overflow interrupt
3F6	TCCB overflow interrupt
3F8	TCCA overflow interrupt
3FA	TCC overflow interrupt
3FC	External interrupt
3FE	Port 5 pin change



5.7 Timer/Counter

5.7.1 Overview

Timer 1 (TCCA) and Timer 3 (TCCC) are 8-bit clock counters. Timer 2 (TCCB) is a 16-bit clock counter. TCCA, TCCB, and TCCC can be read and written to, as well as cleared at every reset condition.

5.7.2 Function Description

Fig. 5-12 shows the Timer block diagram. Each signal and block is described as follows:




Fig. 5-12 Timer Block Diagram

OSCI Input: Input clock

TCCX: Timers 1~3 register; TCCX increases until it matches with zero, and then reload the previous value. If TCCXIE is enabled, TCCXIF will be set at the same time.

5.7.3 Programming the Related Registers

When defining TCCX, refer to the related registers and its operation as shown in the Table 7 and Table 8 below.

Table 7 Related Control Registers of the TCCX

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0A	TCR(1)/RA	0	0	0	0	0	TCCAIE/0	TCCATS/0	TCCATE/0
0x0B	TCR(2)/RB	0	TCCBIE/0	TCCBTS/0	TCCBTE/0	0	TCCCIE/0	TCCCTS/0	TCCCTE/0
80x0	TCCCR/IOC80	TCC2E	TCC4E	TCC6E	TCCBE	0	0	0	0

Table 8 Related Status/Data Registers of TCCX

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x09	TCCSR/R9	CMPOUT4	CMPOUT3	CMPOUT2	CMPOUT1	0	TCCCIF	TCCBIF	TCCAIF
0x05	TCCA/IOC51	TCCA7	TCCA6	TCCA5	TCCA4	TCCA3	TCCA2	TCCA1	TCCA0
0x06	TCCBL/IOC61	TCCBL7	TCCBL6	TCCBL5	TCCBL4	TCCBL3	TCCBL2	TCCBL1	TCCBL0
0x07	TCCBH/IOC71	TCCBH7	TCCBH6	TCCBH5	TCCBH4	тссвн3	TCCBH2	TCCBH1	TCCBH0
0x08	TCCC/IOC81	TCCC7	TCCC6	TCCC5	TCCC4	TCCC3	TCCC2	TCCC1	TCCC0
0x09	LTR/IOC91	LTR7	LTR6	LTR5	LTR4	LTR3	LTR2	LTR1	LTR0
0x0A	HTR/IOCA1	HTR7	HTR6	HTR5	HTR4	HTR3	HTR2	HTR1	HTR0
0x0B	PTR/IOCB1	PTR7	PTR6	PTR5	PTR4	PTR3	PTR2	PTR1	PTR0



5.8 Comparator

EM78P257A/B has four comparators, consisting of two analog inputs and one output. The comparators can be employed to wake up from sleep mode. Fig. 5-13 and Fig. 5-14 show the comparator circuits.




Fig. 5-13 Comparator Pin Assignment




Fig. 5-14 Comparator Operating Modes



5.8.1 External Reference Signal

The analog signal that is presented at Cin- is compared to the signal at Cin+, and the comparator digital output (CO) is adjusted accordingly.

- The reference signal must be between Vss and Vdd
- The reference voltage can be applied to either pin of a comparator
- Threshold detector applications may use the same references
- The comparator can operate from the same or different reference sources
- There are 16 combinations of the negative inputs of the four comparators


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CMPCR/IOC90	-		-	-	CI3	CI2	CI1	CI0

Table 9 List of CO-Input Combination Sequence

CI3	CI2	CI1	CIO	CO- Input Combine Status	Comment
0	0	0	0	N/A	1, 2, 3, and 4 → negative input
0	0	0	1	1, 2	CIN2 → negative input; CIN1 → normal I/O pin
0	0	1	0	1, 3	$CIN3 \rightarrow$ negative input; $CIN1 \rightarrow$ normal I/O pin
0	0	1	1	1, 4	CIN4- \rightarrow negative input; CIN1 \rightarrow normal I/O pin
0	1	0	0	2, 3	$CIN3 \rightarrow negative input; CIN2 \rightarrow normal I/O pin$
0	1	0	1	2, 4	CIN4 \rightarrow negative input; CIN2 \rightarrow normal I/O pin
0	1	1	0	3, 4	CIN4 → negative input; CIN3 → normal I/O pin
0	1	1	1	1, 2, 3	CIN3 \rightarrow negative input; CIN (1, 2) \rightarrow normal I/O pin
1	0	0	0	1, 2, 4	CIN4 \rightarrow negative input; CIN (1, 2) \rightarrow normal I/O pin
1	0	0	1	1, 3, 4	CIN4 \rightarrow negative input; CIN (1, 3) \rightarrow normal I/O pin
1	0	1	0	2, 3, 4	CIN4 \rightarrow negative input; CIN (2, 3) \rightarrow normal I/O pin
1	0	1	1	1, 2, 3, 4	CIN4 \rightarrow negative input; CIN (1, 2, 3) \rightarrow normal I/O pin
1	1	0	0	3, 2	CIN2 \rightarrow negative input; CIN 3 \rightarrow normal I/O pin
1	1	0	1	4, 2	CIN2 \rightarrow negative input; CIN 4 \rightarrow normal I/O pin
1	1	1	0	4, 3, 2	$CIN2 \rightarrow$ negative input; $CIN (3, 4) \rightarrow$ normal I/O pin
1	1	1	1	1, 4, 3	CIN3 \rightarrow negative input; CIN (1, 4) \rightarrow normal I/O pin

Example: (CI3, CI2, CI1, CI0) = $(1010) \rightarrow$ Comparator 4(-) combine together with Comparator 3(-) and Comparator 2(-), and both of CIN3- and CIN2- function as normal I/O pins.





5.8.2 Comparator Outputs

- The compared result are stored in the CMPOUT of R9
- The comparator outputs can output to P51, P52, P63 and P64 by programming Bits 4, 5, 6, and 7 <IOC90> of the CMP control register to 1
- P52, P51, P63 and P64 must be configured as output if implemented
- Fig. 5-15 shows the comparator output block diagram.




Fig. 5-15 Comparator Output Configuration



5.8.3 Programming the Related Registers

When defining Comparators, refer to the related registers and its operation as shown in Tables 10 and 11 below.

Table 10 Related Control Registers of the Comparators

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x09	CMPCR/IOC90	COIE4/0	COIE3/0	COIE2/0	COIE1/0	CE4/0	CE3/0	CE2/0	CE1/0
0x0A	COICS/IOCA0	0	0	0	0	CI3/0	CI2/0	CI1/0	CI0/0
0x0F	IMR/IOCF0	CMP4IE/0	CMP3IE/0	CMP2IE/0	CMP1IE/0	PPC/CMP	EXIE/0	ICIE/0	TCIE/0

Table 11 Related Status/Data Registers of the Comparators

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x09	CMPOUT/R9	CMPOUT4/0	CMPOUT3/0	CMPOUT2/0	CMPOUT1/0	0	TCCCIF/0	TCCBIF/0	TCCAIF/0
0x0F	ISR/RF	CMP4IF/0	CMP3IF/0	CMP2IF/0	CMP1IF/0	0	EXIF/0	ICIF/0	TCIF/0

5.8.4 Interrupt

- INT, and CMPXIE must be enabled
- Interrupt occurs whenever a change takes place on the comparators output pin
- The actual changes on the pins can be determined by reading the bits CMPOUTX and R9<P7~P4>
- CMPXIF, the comparator interrupt flag, can only be cleared by software

5.8.5 Wake-up from Sleep Mode

- If enabled, the comparators remain active and the interrupt remains functional during Sleep mode.
- If a mismatch occurs, the interrupt will wake up the device from Sleep mode.
- The power consumption should be taken into consideration for power conservation.
- If the function is unemployed during Sleep mode, turn off the comparators before entering into sleep mode.



5.9 Oscillator

5.9.1 Oscillator Modes

The EM78P257A/B can be operated in five different oscillator modes, such as Internal RC oscillator mode (IRC), RC oscillator with Internal capacitor mode (IC), External RC oscillator mode (ERC), High Crystal oscillator mode (HXT), and Low Crystal oscillator mode (LXT). User can select one of them by programming OSC2, OCS1 and OSC0 in the Code Option register. Table 12 depicts how these five modes are defined.

The up-limited operation frequency of crystal/resonator on the different VDDs is listed in Table 13

Table 12 Oscillator Modes Defined by OSC2, OSC1 and OSC0

Mode	OSC2	OSC1	OSC0
IRC (Internal RC oscillator mode)	1	1	1
IC (Internal C oscillator mode)	1	1	0
ERC (External RC oscillator mode)	1	0	1
HXT (High Crystal oscillator mode)	0	0	1
LXT (Low Crystal oscillator mode)	0	0	0

Note: The transient point of system frequency between HXT and LXY is 400kHz.

Table 13 Summary of Maximum Operating Speeds

Conditions	VDD	Fxt max. (MHz)
	2.3	4
Two clocks	3.0	8
	5.0	20

5.9.2 Crystal Oscillator/Ceramic Resonators (Crystal)

EM78P257A/B can be driven by an external clock signal through the OSCI pin as shown in Fig. 5-16 below.




Fig. 5-16 Circuit for External Clock Input



In most applications, pin OSCI and pin OSCO can be connected with a crystal or ceramic resonator to generate oscillation. Fig. 5-17 depicts such a circuit. The same thing applies whether it is in the HXT mode or in the LXT mode. Table 14 provides the recommended values of C1 and C2. Since each resonator has its own attribute, user should refer to its specification for appropriate values of C1 and C2. RS, a serial resistor, may be necessary for AT strip cut crystal or low frequency mode.




Fig. 5-17 Circuit for Crystal/Resonator

Table 14 Capacitor Selection Guide for Crystal Oscillator or Ceramic Resonators

Oscillator Type	Frequency Mode	Frequency	C1 (pF)	C2 (pF)
		455kHz	100~150	100~150
Ceramic Resonators	HXT	2.0 MHz	20~40	20~40
		4.0 MHz	10~30	10~30
		32.768kHz	25	15
	LXT	100kHz	25	25
		200kHz	25	25
Crystal Oscillator		455kHz	20~40	20~150
	HXT	1.0MHz	15~30	15~30
	ПАТ	2.0MHz	15	15
		4.0MHz	15	15

5.9.3 External RC Oscillator Mode

For some applications that do not need to have its timing to be calculated precisely, the RC oscillator (IV.12.3-1) offers a lot of cost savings. Nevertheless, it should be noted that the frequency of the RC oscillator is influenced by the supply voltage, the values of the resistor (Rext), the capacitor (Cext), and even by the operation temperature. Moreover, the frequency also changes slightly from one chip to another due to the manufacturing process variation.

In order to maintain a stable system frequency, the values of the Cext should not be less than 20pF, and that the value of Rext should not be greater than 1 M ohm. If they cannot be kept in this range, the frequency is easily affected by noise, humidity, and leakage.



The smaller the Rext in the RC oscillator, the faster its frequency will be. On the contrary, for very low Rext values, for instance, 1 $K\Omega$, the oscillator becomes unstable because the NMOS cannot correctly discharge the current of the capacitance.

Based on the reasons above, it must be kept in mind that all of the supply voltage, the operation temperature, the components of the RC oscillator, the package types, and the PCB layout, will affect the system frequency




Fig. 4-18 Circuit for External RC Oscillator Mode

Table 15 RC Oscillator Frequencies

Cext	Rext	Average Fosc 5V, 25°C	Average Fosc 3V, 25°C
	3.3k	3.18 MHz	2.75MHz
20 pF	5.1k	2.1 MHz	2.0MHz
20 βι	10k	1.14 MHz	1.12 MHz
	100k	118 kHz	121 kHz
	3.3k	1.25 MHz	1.20 kHz
100 pF	5.1k	830 kHz	815 kHz
100 pF	10k	435 kHz	440 kHz
	100k	46kHz	1.14 MHz 1.12 MHz 118 kHz 121 kHz 1.25 MHz 1.20 kHz 830 kHz 815 kHz 435 kHz 440 kHz 46kHz 48 kHz 560 kHz 545 kHz 370 kHz 360 kHz 195 kHz 195 kHz
	3.3k	560 kHz	545 kHz
300 pF	5.1k	370 kHz	360 kHz
300 με	10k	195 kHz	195 kHz
	100k	20 kHz	21 kHz

Note: 1: Measured based on DIP packages.
2: The values are for design reference only.

 3 : The frequency drift is \pm 30%.



5.9.4 RC Oscillator Mode with Internal Capacitor

If both precision and cost are taken into consideration, the EM78P257A/B also offers a special oscillation mode, which is equipped with an internal capacitor and an external resistor connected to Vcc. The internal capacitor functions as temperature compensator. In order to obtain more accurate frequency, a precise resistor is recommended.




Fig. 5-19 Circuit for Internal RC Oscillator Mode

Table 16 R Oscillator Frequencies

Rext	Average Fosc 5V, 25°C	Average Fosc 3V, 25°C
51k	4.3 MHz	4.3 MHz
100k	2.5 MHz	2.4 MHz
300k	800kHz	800kHz

Note: 1: Measured based on DIP packages.

²: The values are for design reference only.

3: The frequency drift is \pm 30%.

5.9.5 Internal RC Oscillator Mode

EM78P257A/B offers a versatile internal RC mode with default frequency of 4MHz. The frequency can be configured by programming the bit RCM0 and bit RCM1 of the Option code. Table 17 describes a typical instance of the calibration.

Table 17 Calibration Selection for Internal RC Mode

RCM 1	RCM 0	Frequency (MHz)
1	1	4
1	0	1
0	1	455kHz
0	0	32.768kHz

Note: 1: Measured based on DIP packages.

²: The values are for design reference only. The frequency value may vary with

temperature, VDD and process variation.

 3 : The frequency drift is \pm 35%.



5.10 Power-on Considerations

Any microcontroller is not guaranteed to start to operate properly before the power supply stabilizes at its steady state.

EM78P257A/B POR voltage range is 1.2V~1.8V. Under customer application, when power is OFF, Vdd must drop to below 1.2V and remains OFF for 10μs before power can be switched ON again. This way, the EM78P257A/B will reset and work normally. The extra external reset circuit will work well if Vdd can rise at very fast speed (50 ms or less). However, in most cases where critical applications are involved, extra devices are required to assist in solving the power-up problems.

5.10.1 Programmable Oscillator Set-up Time

The Option word (SUT) is used to define the oscillator Set-up time (18ms or 1ms). Theoretically, the range is from 1 ms to 18 ms. For most of crystal or ceramic resonators, the lower the operation frequency, the longer is the required Set-up time.

5.10.2 External Power-on Reset Circuit

The circuitry shown in Fig. 5-20 implements an external RC to produce the reset pulse. The pulse width (time constant) should be kept long enough for Vdd to reach minimum operation voltage. This circuit is used when the power supply has a slow rise time. Because the current leakage from the /RESET pin is about $\pm 5~\mu\text{A}$, it is recommended that R should not be greater than 40K. In this way, the voltage in the /RESET pin will be held below 0.2V. The diode (D) functions as a short circuit at the moment of power down. The capacitor C will discharge rapidly and fully. Rin, the current-limited resistor, will prevent high current discharge or ESD (electrostatic discharge) from flowing to the /RESET pin.




Fig. 5-20 External Power-on Reset Circuit



5.10.3 Residue-Voltage Protection

When battery is replaced, device power (Vdd) is taken off but residue-voltage remains. The residue-voltage may trip below Vdd minimum, but not to zero. This condition may cause a poor power-on reset. Fig. 5-21 and Fig. 5-22 show how to build a residue-voltage protection circuit




Fig. 5-21 Residue Voltage Protection Circuit 1




Fig. 5-22 Residue Voltage Protection Circuit 2



5.11 Mouse Application Mode


5.11.1 Overview & Features


5.11.1.1 Overview:

Fig. 5-23 shows how EM78P257A/B communicates with PS/2 connector of PC.

5.11.1.2 Features:

- RC oscillation
- Six photo-couples input










Fig. 5-23 Mouse Function Diagram

5.11.2 Function Description

The following describes the function of each block and signal of Fig.4-23 depicting how to complete a Mouse function.

•	
P61/X1	Use current comparator to measure photo-couples "ON",or "OFF".
P66/X2	Four photo-couple singles denoting UP, DOWN, LEFT, and RIGHT states.
P51/Y1	During scanning period, as long as the photo-couples state changes, the value
P50/Y2	of vertical or horizontal counter will increase or decrease accordingly.
P56/Z1	Z-axis inputs.
P57/Z2	Photo mode: Current comparator input.
Comparator	Output level is decided by comparing the value of its two (+,-) pins.
Counter	Recording the horizontal, vertical, or rolling shifting values.

5.11.3 Programming the Related Registers

When defining Mouse mode, refer to the related operation registers as shown in Table 18 and Table 19 below.

Table 18 Related Control Registers in Mouse Mode

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	CONT	INTE/0	INT/0	TS/0	TE/0	0	PSR2/0	PSR1/0	PSR0/0
0X08	*INTC/IOC80	TCC2E/0	TCC4E/0	TCC6E/0	TCCBE/0	0	0	0	0
0x0A	TCR(1)/RA	0	0	0	0	0	TCCAIE/0	TCCATS/0	TCCATE/0
0X0B	TCR(2)/RB	0	TCCBIE/0	TCCBTS/0	TCCBTE/0	0	TCCCIE/0	TCCCTS/0	TCCCTE/0
0X0E	MCR/RE	MOUSEN/0	0	0	0	0	0	0	0

Note: Bit name/initial value



Table 19 Related Status/Data Register in Mouse Mode

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit1	Bit 0
0x01	TCC/R1	TCC7	TCC6	TCC5	TCC4	TCC3	TCC2	TCC1	TCC0
0X09	TCCSR/R9	CMPOUT4	СМРОИТЗ	CMPOUT2	CMPOUT1	0	TCCCIF	TCCBIF	TCCAIF
0X05	TCCA/IOC51	TCCA7	TCCA6	TCCA5	TCCA4	TCCA3	TCCA2	TCCA1	TCCA0
0x06	TCCBL/IOC61	TCCB7	TCCB6	TCCB5	TCCB4	TCCB3	TCCB2	TCCB1	TCCB0

- TCCA: 8-bit Timer Clock/Counter A. In Mouse mode, it will load the X-axis data into TCCA, and it is defined as an increment/decrement counter.
- TCCB: 8-bit Timer Clock/Counter B. In Mouse mode, it will load the Y-axis data into TCCB, and it is defined as an increment/decrement counter.
- TCCC: 8-bit Timer Clock/Counter C. In Mouse mode, it will load the Z-axis data into TCCC, and it is defined as an increment/decrement counter.

Table 20 TCCX Status Register 1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	-	TCCAIE	TCCATS	TCCATE

Bit 7~Bit 3 Not used, read as '0'.

Bit 2 (TCCAIE) TCCAIF interrupt enable bit

0 : disable TCCAIF interrupt

1 : enable TCCAIF interrupt

Bit 1 (TCCATS) TCCA signal source

0: internal instruction cycle clock

1: transition on the TCC1 pin

Bit 0 (TCCATE) TCCA signal edge

- **0**: increment if the transition from low to high (leading edge) takes place on the TCC2 pin
- 1 : increment if the transition from high to low (leading edge) takes place on the TCC2 pin



Table 21 TCCX Status Register 2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	TCCBIE	TCCBTS	TCCBTE	-	TCCCIE	TCCCTS	TCCCTE

Bit 7 Not used.

Bit 6 (TCCBIE): TCCBIF interrupt enable bit.

0 : disable the TCCBIF interrupt1: enable the TCCBIF interrupt

Bit 5 (TCCBTS): TCCB signal source

0 : internal instruction cycle clock1 : transition on the TCC3 pin

Bit 4 (TCCBTE): TCCB signal edge

0: increment if the transition from low to high (leading edge) takes place on the TCC4 pin

1 : increment if the transition from high to low (leading edge) takes place on the TCC4 pin

Bit 3: Not used

Bit 2 (TCCCIE): TCCCIF interrupt enable bit.

0 : disable the TCCCIF interrupt1 : enable the TCCCIF interrupt

Bit 1 (TCCCTS): TCCC signal source

0 : internal instruction cycle clock1 : transition on the TCC5 pin.

Bit 0 (TCCCTE): TCCC signal edge

0: increment if the transition from low to high (leading edge) takes place on the TCC6 pin

1 : increment if the transition from high to low (leading edge) takes place on the TCC6 pin

Table 22 Mouse Control Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MOUSEN	-	-	-	-	-	-	-


Bit 7 (MOUSEN): Mouse application Enable bit

- **0**: Disable MOUSEN. TCCA, TCCB and TCCC are increment counters.
- 1: Enable MOUSEN. RA (disable Bit 0 (TCCATE), Bit 1 (TCCATS) is '1', Bit 2 (TCCAIE) is '0'), RB (disable Bit 0 (TCCCTE), Bit 1 (TCCCTS) is '1', Bit 2 (TCCCIE) is '0', disable Bit 4 (TCCBTE), Bit 5 (TCCBTS) is '1', Bit 6 (TCCBIE) is '0'), and TCCA, TCCBL and TCCC work as up/down counters. For other pin assignments, refer to IOC80.

Bit 6~Bit 0 Not used.

5.11.4 Mouse Mode Timing


(1) Photo-couples pulse width:



Counter increments if the rising/falling edge of X1 is leading the one on X2.

Counter decrements if the rising/falling edge of X1 is falling behind the one on X2.

(2) Sending DATA (data from the EM78P257A/B to the system)




If CLK is low (inhibit status), no data transmission occurs.

If CLK is high and DATA is low (request-to-send), then data is updated. Data is received from the system and no transmission is started by EM78A/B until CLK and DATA are both high. IF CLK and DATA are both high, the transmission is ready. DATA is valid prior to the falling edge of CLK and beyond the rising edge of CLK. During transmission, the EM78P257A/B checks for line contention by checking for an inactive level on CLK at an interval not exceeding 100 μs. Contention occurs when the system lowers CLK to inhibit the EM78P257A/B output after the EM78P257A/B has started a transmission. If this occurs before the rising edge of the tenth clock, the EM78P257A/B internally stores its buffer and returns DATA and CLK to an active level. If a contention does not occur by the tenth clock, the transmission is completed.

Following a transmission, the system inhibits the EM78P257A/B by holding CLK low until it can service the input or until the system receives a request to send a response from the EM78P257A/B.



(3) Receiving DATA (from the system to the EM78P257A/B)



The system first checks if the EM78P257A/B is transmitting data. If it is transmitting, the system can override the output by forcing CLK to an inactive level prior to the tenth clock. If the EM78P257A/B transmission is beyond the tenth clock, the system receives the data. If the EM78P257A/B is not transmitting or if the system chooses to override the output, the system forces CLK to an inactive level for a period of not less than 100µs while preparing for an output. When the system is ready to output a start bit (0), it allows CLK to go to active level. If request-to-send is detected, the EM78P257A/B clocks 11 bits. Following the tenth clock, the EM78P257A/B checks for an active level on the DATA line, and if found, forces DATA to low, and clocks once more. If framing error occurs, the EM78P257A/B continues to clock until DATA is high, then clocks the line control bit and requests for a Resend. When the system sends out a command or data transmission that requires a response, the system waits for the EM78P257A/B to respond before sending its next output.






Table 23 Mouse AC electrical characteristics ($TA = 0^{\circ}C$ to $70^{\circ}C$)

Parameters	Sym.	Min.	Тур.	Max.	Unit
Key Debounce	Tkd	-	12	-	ms
Rising Edge Crossed Width Fosc=35kHz	Tr	14.3	-	-	μS
Falling Edge Crossed Width Fosc=35kHz	Tf	14.3	-	-	μS
Mouse CLK Active Time	Tmca	-	42.9	-	μS
Mouse CLK Inactive Time	Tmci	-	42.9	-	μS
Mouse Sample DATA from CLK Rising Edge	Tmdc	-	14.3	-	μS
System CLK Active Time	Tsca	-	42.9	-	μS
System CLK Inactive Time	Tsci	-	42.9	-	μS
Time from DATA Transition to Falling Edge of CLK	Tsdc	-	14.3	-	μS
Time from Rising Edge of CLK to DATA Transition	Tscd	-	28.6	-	μS
Time to mouse Inhibit after the 11th CLK to ensure mouse does not start another Transmission	Tpi	0	-	50	μs

Oscillating Frequency = 34.3kHz

5.12 Infrared Remote Application Mode

5.12.1 Overview & Features

5.12.1.1 Overview:

The EM78P257A/B is designed for use in universal infrared remote controller applications. Fig. 5-24 shows the hardware modulator of EM78P257A/B. It can generate programmable pulse trains for driving an infrared LED.

5.12.1.2 Features:

- Power saving: Idle and Stop modes are provided
- Hardware Modulator provides pulse bursts, with:
 - programmable duty factor for each pulse
 - programmable number of pulses
- Watchdog timer to keep the transmitter from malfunctioning or being locked
- On-chip oscillator: 455kHz to 24MHz






Fig. 5-24 Example Pulse Train Output of IR OUT Pin




Fig. 5-25 Hardware Modulator

NOTE

In software design, Low-time and High-time registers cannot be set to "0" at the initial state.



5.12.2 Function Description

The following describes the function of each block and single for Fig. 5-25 which depicts how to complete IR kernel (hardware modulator).

Low-time Register	The 8-bit Low-time register controls the active or Low period of the pulse. The decimal value of its contents determines the number of oscillator cycles indicating that the IR OUT pin is active. The active period of IR OUT can be calculated as follow: tLow=(decimal value held in Low-time register)/fosco
High-time Register	The 8-bit High-time register control the inactive or High period of the pulse. The decimal value of its contents determines the number of oscillator cycles indicating that the IR OUT pin is active. The inactive period of IR OUT can be calculated as follow: tHigh=(decimal value held in High-time register)/fosco
Pulse Timer	The contents of the Low-time and High-time Latch registers are loaded alternately into the Pulse timer. When loaded, the Pulse timer contents are decremented by "1" every oscillator cycle and upon reaching zero, the Pulse timer will be loaded with the contents of the other register.
IR control register	Contains the bits that control various possibilities for the output pulse
LSB Counter MSB Counter	Loaded by software with the number of pulses required in a pulse burst; loading '0' is not allowed.
IRE	Infrared Remote Enable bit
IR OUT	IR output port.IIROUT = 20mA, when the output voltage drops to 2.4V, at $Vdd = 5V$

5.12.2.1 Operation of the Hardware Modulator

- 1. Enable IRE, set parameter for IR (RD)
- 2. Load Low-time register (IOC91)
- 3. Load High-time register (IOCA1)
- 4. Load MSB and LSB Counter register (IOC61, IOC71)

The Low-time, High-time, MSB Counter, and LSB Counter register are loaded by software. The following set of instructions is an example for generating five pulses train:

```
MOV A,@0B00001000
MOV 0x0D,A
                         ;(Enable IR)
MOV A, @0x10
80x0 WOI
                         ;(Enable TCCBH)
BS 0x03,6
                         ;(Select control register segment 1)
MOV A,@0x10
IOW 0x09
                         ;(Set Low-Time Register=10h)
MOV A,@0x20
IOW 0x0A
                         ;(Set High-Time Register=20h)
                         ;(Set pulse number = 5 => LSB=5, MSB=0)
MOV A,@0x5
IOW 0 \times 06
                         ;LSB=5
MOV A,@0x00
IOW 0 \times 07
                         ;MSB=0
```



As soon as the LSB Counter Register is loaded, the Hardware Modulator is started and IR OUT becomes active (LOW). Simultaneously, the contents of the Low-time register are loaded into the Pulse Timer, which is then decremented by '1' every oscillator clock cycle. When the value held in the Pulse Timer becomes zero the contents of the LSB & MSB Counter are decremented by '1' and IR OUT become inactive (HIGH).

The contents of the High-time register are now loaded into the Pulse Timer which is decremented by '1' every oscillator clock cycle. When the value held in the Pulse Timer becomes zero, IR OUT becomes active (LOW). One pulse cycle has now been generated.

The process of alternately loading the contents of the Low-time register and High-time register into the Pulse Timer continues until the contents of the LSB & MSB Counter become zero. When this occurs TCCBIF is asserted; an interrupt to the CPU is generated and the interrupt flag is raised, stopping the operation of the Hardware Modulator (if TCCBIF has to be cleared, IR must be disabled first). The programmed pulse train has now been generated. If the Hardware Modulator has to be restarted, IR must be disabled in advance and then enabled again. The time delay between two pulse trains is determined by software.

5.12.3 Pin Description

Symbol	Pin	Description
P60 to P66	7~13	Standard I/O Port lines, generally used for keypad scanning
P50 to P57	1~4,17~20	Standard I/O Port lines, generally used for keypad sensing
P67 (IR OUT)	14	Pulse train output pin, capable of sinking 30mA
osco	16	External clock signal input
OSCI	17	External clock signal input
Vdd	15	Power supply
Vss	6	Ground

5.12.4 Programming the Related Registers

When defining the IR mode, refer to the related operating register as shown in Table 24 and Table 25 below.

Table 24 Related Control Registers in IR Mode

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit1	Bit 0
0x0B	TCR(2)/RB	0	TCCBIE/0	TCCBTS/0	TCCBTE/0	0	TCCCIE/0	TCCCTS/0	TCCCTE/0
0x08	TCCCR/IOC80	TCC2E	TCC4E	TCC6E	TCCBE	-	-	-	-
0x0D	IRCR/RD	DP1/0	DP0/0	MF1/0	MF0/0	IRE/0	HF/0	LGP/0	PWM/0

Note: Bit name/initial value



Table 25	Related	Status/Data	Register	in IR mode
----------	---------	-------------	----------	------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit1	Bit 0
0x06	TCCBL/IOC61	TCCBL7	TCCBL6	TCCBL5	TCCBL4	TCCBL3	TCCBL2	TCCBL1	TCCBL0
0x07	TCCBH/IOC71	ТССВН7	ТССВН6	TCCBH5	ТССВН4	тссвн3	TCCBH2	TCCBH1	ТССВН0
0x09	LTR/IOC91	LTR7	LTR6	LTR5	LTR4	LTR3	LTR2	LTR1	LTR0
0x0A	HTR/IOCA1	HTR7	HTR6	HTR5	HTR4	HTR3	HTR2	HTR1	HTR0
0X0B	PTR/IOCB1	PTR7	PTR6	PTR5	PTR4	PTR3	PTR2	PTR1	PTR0

- TCCBL: 8-bit clock counter for the least significant byte of TCCBX. TCCBL can be read, written, and cleared at any reset condition.
- TCCBH: 8-bit clock counter for the most significant byte of TCCBX. TCCBH can be read, written, and cleared at any reset condition.
- Low-time Register: 8-bit Low-time register controls the active or Low period of the pulse. The High-time register controls the inactive or High period of the cycle.
- The decimal value of its contents determines the number of oscillator cycles indicating that the IR OUT pin is active. The active period of IR OUT can be calculated as follows:

$$t_{Low} = \frac{\left(decimal_value_held_in_Low - time_register\right)}{f_{OSCO}}$$

- High-time Register: 8-bit High-time register controls the inactive or High period of the pulse.
- The decimal value of its contents determines the number of oscillator cycles indicating that the IR OUT pin is active. The inactive period of IR OUT can be calculated as follow:

$$t_{High} = \frac{\left(decimal_value_held_in_High - time_register\right)}{f_{OSCO}}$$

Pulse timer Register: The contents of the Low-time and High-time registers which are loaded alternately into the Pulse timer. When loaded, the Pulse timer contents are decremented by "1" for every oscillator cycle. Upon reaching zero, the Pulse timer will be loaded with the contents of the other register.

Table 26 TCCX Status Register 2

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	TCCBIE	TCCBTS	TCCBTE	-	TCCCIE	TCCCTS	TCCCTE

Bit 6 (TCCBIE) TCCBIF interrupt enable bit.

0 : disable TCCBIF interrupt

1 : enable TCCBIF interrupt



Table 27 TCCX Control Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCC2E	TCC4E	TCC6E	TCCBE	-	-	-	-

Bit 4 (TCCBE): Control bit which is used to enable most significant byte of counter

1 = Enable most significant byte of TCCBH.

0 = Disable most significant byte of TCCBH (default value).

Table 28 IR Control Register

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DP1	DP0	MF1	MF0	IRE	HF	LGP	PWM

Bit 7: Bit 6 (DP1: DP0): Duty and Period ratio

DP1	DP0	Ratio
0	0	1:2 (default)
0	1	1:3
1	0	1:4
1	1	-

Bit 5 : Bit 4 (MF1 : MF0) : Modulated frequency

MF1	MF0	Fosco
0	0	Fosc/1
0	1	-
1	0	Fosc/4
1	1	Fosc/8

Bit 3 (IRE) Infrared Remote Enable bit

0: Disable IRE. Disable H/W Modulator Function.

1 : Enable IRE. Ignore RB (Bit 4 (TCCBTE); Bit 5 (TCCBTS)), and TCCBX is set as a decrement counter. Enable H/W Modulator Function.

Bit 2 (HF) High Frequency. When HF = 1; the Low-time part of the generated pulse is modulated with Frequency Fosco.

Bit 1 (LGP) Long Pulse. When LGP = 1; the contents of the High-time register are ignored. A single pulse is generated. Its pulse is determined as shown below.

Pulse width = (Contents of Low-time register) x (number of pulse) x (1/Fosco) If HF=1; this pulse is modulated with Frequency Fosco (selected by M1, M0)

Bit 0 (PWM) Pulse Width Modulation. When PWM = 1 and LGP = 0, the LSB Counter & MSB Counter are disabled, a continuous pulse train is generated, and the output signal is actually a PWM waveform format of PWM.



5.12.5 IR Mode Timing




Fig. 5-26 Case 1 shows Typical Pulse Train (DP=00, MF=10, HF=0, LGP=0, PWM=0)

Case 2 shows the same pulse train after being modulated with a frequency of 1/4Fosc (DP=00, MF=10, HF=1, LGP=0, PWM=0)




Fig. 5-27 Case 1 shows a typical long pulse (DP=00, MF=10, HF=1, LGP=1, PWM=0)

Case 2 shows the same long pulse after being modulated with a frequency of 1/4Fosc (DP=00, MF=10, HF=1, LGP=1, PWM=0)




Fig. 5-28 Continuous pulse train (DP=00, MF=10, HF=0, LGP=0, PWM=1)



5.13 Code Option

EM78P257A/B has one Code Option word and one Customer ID word, which are not part of the normal program memory.

Word 0	Word 1
Bit 12~Bit 0	Bit 12~Bit 0
Code Option 12~0	Customer's ID

5.13.1 Code Option Register (Word 0)

Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
/RESETEN	/ENWDT	CLKS	OSC2	OSC1	OSC0	/PTB	SUT	TYP	RCOUT	RCM1	RCM0	-

Bit 12 (/RESETEN): Define Pin 4 (EM78P257A) or Pin 5 (EM78P257B) as a reset pin

0 : /RESET enable1 : /RESET disable

Bit 11 (/ENWDT): Watchdog timer enable bit.

0 : Enable1 : Disable

Bit 10 (CLKS): Instruction period option bit.

0 : Two clocks1 : Four clocks

Refer to the section on Instruction Set.

Bit 9, 8 and 7 (OSC2, OSC1 and OSC0): Oscillator Modes Selection bits.

Table 29 Oscillator Modes Defined by OSC2, OSC1 and OSC0

Mode	OSC2	OSC1	OSC0
IRC (Internal RC oscillator mode)	1	1	1
IC (Internal C oscillator mode)	1	1	0
ERC (External RC oscillator mode)	1	0	1
HXT (High Crystal oscillator mode)	0	0	1
LXT (Low Crystal oscillator mode)	0	0	0

Note: The transient point of system frequency between HXT and LXY is 400kHz.

Bit 6 (/PTB): Protect bit.

0 : Enable1 : Disable



Bit 5 (SUT): Set-up Time of device bits.

SUT	* Set-up Time			
1	18 ms			
0	1 ms			

Note: *These are theoretical values provided for reference only.

Bit 4 (TYP): Type selection for EM78P257A or EM78P257B.

TYPE	Series
0	EM78P257B
1	EM78P257A

Bit 3 (RCOUT): A selecting bit of Oscillator Output or I/O port for RC Oscillator.

RCOUT	Pin Function
0	P70
1	OSCO

Bit 2 and Bit 1 (RCM1, RCM0): IRC mode selection bits

RCM 1	RCM 0	*Frequency (MHz)
1	1	4
1	0	1
0	1	455kHz
0	0	32.768kHz

Note: *These are theoretical values provided for reference only. The values may be inaccurate by ±35%.

Bit 0: Not used

5.13.2 Customer ID Register (Word 1)

Bit12~Bit0
XXXXXXXXXXX

Bits 12~ 0: Customer's ID code



5.14 Instruction Set

Each instruction in the instruction set is a 13-bit word divided into an OP code and one or more operands. Normally, all instructions are executed within one single instruction cycle (one instruction consists of 2 oscillator periods), unless the program counter is changed by instruction "MOV R2,A", "ADD R2,A", or by instructions of arithmetic or logic operation on R2 (e.g. "SUB R2,A", "BS(C) R2,6", "CLR R2", ····). In this case, the execution takes two instruction cycles.

If for some reasons, the specification of the instruction cycle is not suitable for certain applications, try modifying the instruction as follows:

- (A) Modify one instruction cycle to consist of 4 oscillator periods.
- (B) Execute within two instruction cycles the "JMP", "CALL", "RET", "RETL", "RETI" commands, or the conditional skip ("JBS", "JBC", "JZ", "JZA", "DJZ", "DJZA") which were tested to be true. The instructions that are written to the program counter, should also take two instruction cycles.

Case (A) is selected by the Code Option bit, called CLKS. One instruction cycle consists of two oscillator clocks if CLKS is low, and four oscillator clocks if CLKS is high.

Note that once four oscillator periods within one instruction cycle is selected in Case (A), the internal clock source to TCC will be CLK=Fosc/4 (not Fosc / 2) as illustrated in Fig. 5-4.

In addition, the instruction set has the following features:

- (1) Every bit of any register can be set, cleared, or tested directly.
- (2) The I/O register can be regarded as general register. That is, the same instruction can operate on I/O register.

Convention:

- **R** = Register designator that specifies which one of the registers (including operation and general purpose registers) is to be utilized by the instruction.
- **b** = Bit field designator that selects the value for the bit located in the register R and which affects the operation.

k - 8 or	10-hit	constant	٥r	literal	value
n – 0 01	I O-DIL	COHSTAIR	OI.	IIICIAI	value

Binary Instruction	Hex	Mnemonic	Operation	Status Affected
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	С
0 0000 0000 0010	0002	CONTW	$A \rightarrow CONT$	None
0 0000 0000 0011	0003	SLEP	$0 \rightarrow WDT$, Stop oscillator	T, P
0 0000 0000 0100	0004	WDTC	$0 \rightarrow WDT$	T, P
0 0000 0000 rrrr	000r	IOW R	$A \rightarrow IOCR$	None ¹



Instruction Binary	Hex	Mnemonic	Operation	Status Affected
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] → PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] → PC, Enable Interrupt	None
0 0000 0001 0100	0014	CONTR	$CONT \rightarrow A$	None
0 0000 0001 rrrr	001r	IOR R	$IOCR \rightarrow A$	None ¹
0 0000 0010 0000	0020	TBL	R2+A → R2 Bits 8, 9 do not clear	Z, C, DC
0 0000 01rr rrrr	00rr	MOV R,A	$A \rightarrow R$	None
0 0000 1000 0000	0800	CLRA	$0 \rightarrow A$	Z
0 0000 11rr rrrr	00rr	CLR R	$0 \rightarrow R$	Z
0 0001 00rr rrrr	01rr	SUB A,R	$R-A \rightarrow A$	Z, C, DC
0 0001 01rr rrrr	01rr	SUB R,A	$R-A \rightarrow R$	Z, C, DC
0 0001 10rr rrrr	01rr	DECA R	R-1 → A	Z
0 0001 11rr rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z
0 0010 00rr rrrr	02rr	OR A,R	$A \lor VR \to A$	Z
0 0010 01rr rrrr	02rr	OR R,A	$A \lor VR \to R$	Z
0 0010 10rr rrrr	02rr	AND A,R	$A \& R \rightarrow A$	Z
0 0010 11rr rrrr	02rr	AND R,A	$A \& R \rightarrow R$	Z
0 0011 00rr rrrr	03rr	XOR A,R	$A \oplus R \to A$	Z
0 0011 01rr rrrr	03rr	XOR R,A	$A \oplus R \to R$	Z
0 0011 10rr rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z, C, DC
0 0011 11rr rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z, C, DC
0 0100 00rr rrrr	04rr	MOV A,R	$R \rightarrow A$	Z
0 0100 01rr rrrr	04rr	MOV R,R	$R \rightarrow R$	Z
0 0100 10rr rrrr	04rr	COMA R	$/R \rightarrow A$	Z
0 0100 11rr rrrr	04rr	COM R	$/R \rightarrow R$	Z
0 0101 00rr rrrr	05rr	INCA R	R+1 → A	Z
0 0101 01rr rrrr	05rr	INC R	R+1 → R	Z
0 0101 10rr rrrr	05rr	DJZA R	$R-1 \rightarrow A$, skip if zero	None
0 0101 11rr rrrr	05rr	DJZ R	$R-1 \rightarrow R$, skip if zero	None
0 0110 00rr rrrr	06rr	RRCA R	$R(n) \rightarrow A(n-1),$ $R(0) \rightarrow C, C \rightarrow A(7)$	С
0 0110 01rr rrrr	06rr	RRC R	$R(n) \rightarrow R(n-1),$ $R(0) \rightarrow C, C \rightarrow R(7)$	С



Instruction Binary	Hex	Mnemonic	Operation	Status Affected
0 0110 10rr rrrr	06rr	RLCA R	$R(n) \rightarrow A(n+1),$ $R(7) \rightarrow C, C \rightarrow A(0)$	С
0 0110 11rr rrrr	06rr	RLC R	$R(n) \rightarrow R(n+1),$ $R(7) \rightarrow C, C \rightarrow R(0)$	С
0 0111 00rr rrrr	07rr	SWAPA R	$R(0-3) \rightarrow A(4-7),$ $R(4-7) \rightarrow A(0-3)$	None
0 0111 01rr rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None
0 0111 10rr rrrr	07rr	JZA R	R+1 → A, skip if zero	None
0 0111 11rr rrrr	07rr	JZ R	$R+1 \rightarrow R$, skip if zero	None
0 100b bbrr rrrr	0xxx	BC R,b	$0 \rightarrow R(b)$	None 2
0 101b bbrr rrrr	0xxx	BS R,b	1 → R(b)	None 3>
0 110b bbrr rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0 111b bbrr rrrr	0xxx	JBS R,b	if R(b)=1, skip	None
1 00kk kkkk kkkk	1kkk	CALL k	$PC+1 \rightarrow [SP],$ $(Page, k) \rightarrow PC$	None
1 01kk kkkk kkkk	1kkk	JMP k	$(Page, k) \rightarrow PC$	None
1 1000 kkkk kkkk	18kk	MOV A,k	$k \rightarrow A$	None
1 1001 kkkk kkkk	19kk	OR A,k	$A \lor k \to A$	Z
1 1010 kkkk kkkk	1Akk	AND A,k	$A \& k \rightarrow A$	Z
1 1011 kkkk kkkk	1Bkk	XOR A,k	$A \oplus k \to A$	Z
1 1100 kkkk kkkk	1Ckk	RETL k	$k \rightarrow A$, [Top of Stack] \rightarrow PC	None
1 1101 kkkk kkkk	1Dkk	SUB A,k	$k-A \rightarrow A$	Z, C, DC
1 1110 0000 0001	1E01	INT	PC+1 → [SP], 001H → PC	None
1 1111 kkkk kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z, C, DC

Note: ¹ This instruction is applicable to IOC50~IOC60, IOCB0 ~ IOCF0 only.


² This instruction is not recommended for RF operation.

³ This instruction cannot operate under RF.




5.15 Timing Diagrams

AC Test Input/Output Waveform




AC Testing : Input is driven at 2.4V for logic "1",and 0.4V for logic "0".Timing measurements are made at 2.0V for logic "1",and 0.8V for logic "0".

RESET Timing (CLK="0")



TCC Input Timing (CLKS="0")





6 Absolute Maximum Ratings

Items	Rating
Temperature under bias	0°C to 70°C
Storage temperature	-65°C to 150°C
Input voltage	-0.3V to +6.0V
Output voltage	-0.3V to +6.0V

7 Electrical Characteristics

7.1 DC Electrical Characteristic

Ta=0~70°C, VDD=5.0V±5%, VSS=0V

Symbol	Parameter	Condition	Min	Тур	Max	Unit
	Crystal (VDD to 2.3V)		DC	-	4	MHz
	Crystal (VDD to 3V)	Two cycle with two clocks	DC	-	8	MHz
	Crystal (VDD to 5V)		DC	-	20	MHz
Fxt	ERC (VDD to 5V)	R: 5.1KΩ, C: 100 pF	F±30%	830	F±30%	kHz
	IRC (VDD to 5 V)	4MHz, 1MHz, 455kHz, 32.768kHz	F±35%	F	F±35%	Hz
	IC, ER (VDD to 5V)	R: 51KΩ	F±30%	4.3	F±30%	MHz
IIL	Input Leakage Current for input pins	VIN = VDD, VSS	-	-	±1	μΑ
VIH1	Input High Voltage (VDD=5V)	Ports 5, 6	2.0	-	-	V
VIL1	Input Low Voltage (VDD=5V)	Ports 5, 6	-	-	0.8	V
VIHT1	Input High Threshold Voltage (VDD=5V)	/RESET, TCC	2.0	-	-	V
VILT1	Input Low Threshold Voltage (VDD=5V)	/RESET, TCC	-	-	0.8	V
VIHX1	Clock Input High Voltage (VDD=5V)	OSCI	2.5	-	-	V
VILX1	Clock Input Low Voltage (VDD=5V)	OSCI	-	-	1.0	V
VIH2	Input High Voltage (VDD=3V)	Ports 5, 6	1.5	-	-	V
VIL2	Input Low Voltage (VDD=3V)	Ports 5, 6	-	-	0.4	V
VIHT2	Input High Threshold Voltage (VDD=3V)	/RESET, TCC	1.5	-	-	٧
VILT2	Input Low Threshold Voltage (VDD=3V)	/RESET, TCC	-	-	0.4	V
VIHX2	Clock Input High Voltage (VDD=3V)	OSCI	1.5	-	-	V
VILX2	Clock Input Low Voltage (VDD=3V)	OSCI	-	-	0.6	V
VOH1	Output High Voltage (Ports 5, 6)	IOH = -9.0 mA	2.4	-	-	V
VOL1	Output Low Voltage (Ports 5, 6)	IOL = 9.0 mA	-	-	0.4	V



Symbol	Parameter	Condition	Min	Тур	Max	Unit
VOH2	Output High Voltage (P67 set to IR OUT)	IOH = -20.0 mA	2.4	-	1	V
VOL2	Output Low Voltage (P67 set to IR OUT)	IOL = 20.0 mA	1	-	0.4	V
IPH	Pull-high current	Pull-high active, input pin at VSS	-50	-100	-240	μΑ
IPD	Pull-down current	Pull-down active, input pin at VDD	25	50	120	μΑ
ISB1	Power down current	All input and I/O pins at VDD, Output pin floating, WDT disabled	-	-	1	μА
ISB2	Power down current	All input and I/O pins at VDD, Output pin floating, WDT enabled	-	1	10	μА
ICC1	Operating supply current (VDD=3V) at two clocks	/RESET= 'High', Fosc=32kHz (Crystal type, two clocks), Output pin floating, WDT disabled	-	15	30	μА
ICC2	Operating supply current (VDD=3V) at two clocks	/RESET= 'High', Fosc=32kHz (Crystal type, two clocks), Output pin floating, WDT enabled	-	19	35	μΑ
ICC3	Operating supply current (VDD=5.0V) at two clocks	/RESET= 'High', Fosc=2MHz (Crystal type, two clocks), Output pin floating		-	2.0	mA
ICC4	Operating supply current (VDD=5.0V) at two clocks	/RESET= 'High', Fosc=4MHz (Crystal type, two clocks), Output pin floating	-	-	4.0	mA

^{*} These parameters are characterized and tested.

Internal RC Electrical Characteristics (Ta=-40 ~85°C, VDD=2.3~5.5 V, VSS=0V)

Internal RC	Drift Rate						
internal No	Temperature	Voltage	Min.	Тур.	Max.		
4MHz	0 ~70°	2.3~5.5V	2.6MHZ	4MHz	5.4MHz		
1MHz	0 ~70°	2.3~5.5V	0.65MHz	1MHz	1.35MHz		
455kHz	0 ~70°	2.3~5.5V	296kHz	455kHz	615kHz		
32.768kHz	0 ~70°	2.3~5.5V	21.2992kHz	32.768kHz	44.2368kHz		

^{*} Data in the Minimum, Typical, Maximum ("Min", "Typ", "Max") column are based on characterization results at 25°C. This data is for design guidance and is tested.



7.2 AC Electrical Characteristic

Ta=0~70°C, VDD=5V±5%, VSS=0V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dclk	Input CLK duty cycle	-	45	50	55	%
Tins	Instruction cycle time (CLKS="0")	Crystal type RC type	100 500	-	DC DC	ns ns
Ttcc	TCC input period	-	(Tins+20)/N*	-	-	ns
Tdrh	Device reset hold time	Ta = 25°C	10.78	15.4	20.2	ms
Trst	/RESET pulse width	Ta = 25°C	2000	-	-	ns
Twdt1*	Watchdog timer period	Ta = 25°C	10.78	15.4	20.2	ms
Twdt2*	Watchdog timer period	Ta = 25°C	0.75	1.07	1.39	ms
Tset	Input pin setup time	-	-	0	-	ms
Thold	Input pin hold time	-	-	20	-	ms
Tdelay	Output pin delay time	Cload=20pF	-	50	-	ms

Note: These parameters are theoretical values and have not been tested.

The Watchdog Timer duration is determined by Option Code (Bit 5)

^{*}N = selected prescaler ratio

^{*}Data in the Minimum, Typical and Maximum ("Min", Typ", Max") columns are based on characterization results at 25°C. These data are for design purposes only and have not been tested.

^{*}Twdt1: The Option word (SUT1) is used to define the oscillator set-up time. WDT time-out length is the same as set-up time (18ms).

^{*}Twdt2: The Option word (SUT1) is used to define the oscillator set-up time. WDT time-out length is the same as set-up time (1ms).



7.3 Device Characteristic

The graphs provided in the following pages were derived based on a limited number of samples and are shown here for reference only. The device characteristics illustrated herein are not guaranteed for its accuracy. In some graphs, the data maybe out of the specified warranted operating range.





Fig. 7-1 Vth (Threshold Voltage) of Port 5, Port 6 and Port 7 vs. VDD









Fig. 7-2 Port5, Port6 and Port7 Voh vs. Ioh, VDD=5V Fig. 7-3 Port5, Port6 and Port7 Voh vs. Ioh, VDD=3V








Fig. 7-4 Port 5, Port 6 and Port 7 Vol vs. Iol, VDD=5V Fig. 7-5 Port 5, Port 6 and Port 7 Vol vs. Iol VDD=3V






Fig. 7-6 WDT Time-out Period vs. VDD






Fig. 7-7 Typical RC OSC Frequency vs. VDD (Cext=100pF, Temperature at 25°C)




Fig. 7-8 Typical RC OSC Frequency vs. Temperature (R and C are Ideal Components)






Fig. 7-9 Internal RC 1M and 4MHz OSC Frequency vs. Temperature Join Process Drifts, VDD=3V




Fig. 7-10 Internal RC 32K and 455KHz OSC Frequency vs. Temperature Join Process Drifts, VDD=3V






Fig. 7-11 Internal RC 1M and 4MHz OSC Frequency vs. Temperature Join Process Drifts, VDD=5V




Fig. 7-12 Internal RC 32K and 455KHz OSC Frequency vs. Temperature Join Process Drifts VDD=5V

Four conditions exist with the Operating Current ICC1 to ICC4. These conditions are as follows:

ICC1: VDD=3V, Fosc=32kHz, 2 clocks, WDT disable ICC2: VDD=3V, Fosc=32kHz, 2 clocks, WDT enable ICC3: VDD=5V, Fosc=2MHz, 2 clocks, WDT enable ICC4: VDD=5V, Fosc=4MHz, 2 clocks, WDT enable






Fig. 7-13 Typical Operating Current (ICC1 and ICC2) vs. Temperature




Fig. 7-14 Maximum Operating Current (ICC1 and ICC2) vs. Temperature






Fig. 7-15 Typical Operating Current (ICC3 and ICC4) vs. Temperature




Fig. 7-16 Maximum Operating Current (ICC3 and ICC4) vs. Temperature

Two conditions exist with the Standby Current ISB1 and ISB2. These conditions are as follows:

ISB1: VDD=5V, WDT disable ISB2: VDD=5V, WDT enable






Fig. 7-17 Typical Standby Current (ISB1 and ISB2) vs. Temperature




Fig. 7-18 Maximum Standby Current (ISB1 and ISB2) vs. Temperature







Fig. 7-19 Operating Voltage under Temperature Range of 0° C to 70° C






Fig. 7-20 V-I Curve with Operating Mode, Operating
Frequency = 4MHz

Fig. 7-21 V-I Curve in Operating Mode, Operating
Frequency = 32kHz




APPENDIX

A Package Type

OTP MCU	Package Type	Pin Count	Package Size
EM78P257AP	DIP	18	300mil
EM78P257AM	SOP	18	300mil
EM78P257AKM	SSOP	20	209mil
EM78P257BP	DIP	20	300mil
EM78P257BM	SOP	20	300mil


B Package Information

B.1 18-Lead Plastic Dual in line (PDIP) — 300 mil






B.2 18-Lead Plastic Small Outline (SOP) — 300 mil




B.3 20- Lead Plastic Shrink Small Outline (SSOP) — 209 mil





B.4 20-Lead Plastic Dual in line (PDIP) — 300 mil



B.5 20-Lead Plastic Small Outline (SOP) — 300 mil

