# EM78P349

## 8-Bit Microcontroller

## Product Specification

DOC. VERSION 0.9

ELAN MICROELECTRONICS CORP.

Feb. 2008



**Trademark Acknowledgments:** IBM is a registered trademark and PS/2 is a trademark of IBM. Windows is a trademark of Microsoft Corporation. ELAN and ELAN logo *full* are trademarks of ELAN Microelectronics Corporation.

#### Copyright © 2008 by ELAN Microelectronics Corporation **All Rights Reserved**

Printed in Taiwan

The contents of this specification are subject to change without further notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible for any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising from the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited. NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESSED WRITTEN PERMISSION OF ELAN MICROELECTRONICS.



#### Headquarters:

No. 12, Innovation Road 1 Hsinchu Science Park Hsinchu, Taiwan 30077 Tel: +886 3 563-9977 Fax: +886 3 563-9966 http://www.emc.com.tw

#### Hong Kong:

Elan (HK) Microelectronics Corporation, Ltd. Flat A, 19F., World Tech Centre 95 How Ming Street, Kwun Tong Kowloon, HONG KONG Tel: +852 2723-3376 Fax: +852 2723-7780 elanhk@emc.com.hk

#### Shenzhen: **Elan Microelectronics** Shenzhen, Ltd.

3F, SSMEC Bldg., Gaoxin S. Ave. I Shenzhen Hi-tech Industrial Park (South Area), Shenzhen CHINA 518057 Tel: +86 755 2601-0565 Fax: +86 755 2601-0500

#### Elan Information **Technology Group (USA)**

1821 Saratoga Ave., Suite 250 Saratoga, CA 95070 USA Tel: +1 408 366-8225 Fax: +1 408 366-8220

#### Shanghai:

#### **Elan Microelectronics** Shanghai, Ltd.

#23, Zone 115, Lane 572, Bibo Rd. Zhangjiang Hi-Tech Park Shanghai, CHINA 201203 Tel: +86 21 5080-3866 Fax: +86 21 5080-4600



1	General Description										
2	Features	1									
3	Pin Assignment······										
3											
4	Pin Description	3									
	4.1 EM78P349D28/SO28 ·····	3									
	4.2 EM78P349D24/SO24	4									
_		_									
5	Block Diagram	5									
6	Function Description	6									
Ū	6.1 Operational Registers	6									
	6.1.1 R0 (Indirect Address Register)6	Ŭ									
	6.1.2 R1 (Memory Switch Register)6										
	6.1.3 R2 (Program Counter) and Stack6										
	6.1.4 R3 (Status Register)9										
	6.1.5 R4 (Select Indirect Address)9										
	6.1.6 Bank 0 R5 ~ R7 (Port 5 ~ Port 7)9										
	6.1.7 Bank 0 R8 (Port 8)9										
	6.1.8 Bank 0 R9 (ADCON: ADC Control Register)10										
	6.1.9 Bank 0 RA (ADOC: ADC Offset Calibration Register)11										
	6.1.10 Bank 0 RB (ADDATA1H: Converted Value of ADC)12										
	6.1.11 Bank 0 RC (ADDATA1L: ADC Converted Value)12										
	6.1.12 BANK0-RD (AISR: ADC Input Select Register)13										
	6.1.13 Bank 0 RE (WUCR: Wake- up Control Register)14										
	6.1.14 Bank 0 RF (Interrupt Status Register)15										
	6.1.15 BANK1-R5 ~R7 (I/O Port Control Register)16										
	6.1.16 BANK1-R8 (I/O Port Control Register)16										
	6.1.17 BANK1-R9 (TMRCON: TIMER Control Register1)16										
	6.1.18 BANK1-RA (TMRCON: TIMER Control Register2)17										
	6.1.19 BANK1-RB (Pull-Down Control Register)17										
	6.1.20 BANK1-RC (Open-Drain Control Register)18										
	6.1.21 BANK1-RD (Pull-high Control Register)18										
	6.1.22 BANK1-RE (WDT Control Register)19										
	6.1.23 BANK1-RF (Interrupt Mask Register)20										
	6.1.24 BANK2-R5 (PRD1L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM1 Time Period 21	)									
	6.1.25 BANK2-R6(PRD2L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM2 Time Period) 21	)									
	6.1.26 BANK2-R1 (PRD3L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM3 Time Period	)									



	21
	6.1.27 BANK2-R8 (DT1L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM1 Duty Cycle)21
	6.1.28 BANK2-R9 (DT2L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM2 Duty Cycle)21
	6.1.29 BANK2-RA (DT3L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM3 Duty Cycle)
	22
	6.1.30 BANK2-RB (DTH: the Most Significant Bits of PWM Duty Cycle)22
	6.1.31 BANK2-RC (PRDH: the Most Significant Bits of PWM Time Period )22
	6.1.32 BANK2-RD (PWMCON: PWM Control Register)22
6.2	TCC/WDT and Prescaler 23
6.3	I/O Ports ······ 24
	6.3.1 Usage of Port 6 Input Change Wake-up/Interrupt Function 26
6.4 R	ESET and Wake-up ······26
	6.4.1 The function of RESET and Wake-up26
	6.4.2 The Status of T, and P of STATUS Register28
	6.4.3 Register Initial Values after Reset29
	aterrupt
6.6	Analog-To-Digital Converter (ADC) 35
	6.6.1 ADC Control Register (ADCON/R9, ADOC/RA, AISR/RD)36
	6.6.1.1 Bank-R9 (ADCON: ADC Control Register)36
	6.6.2 ADC Data Register (ADDATA1H/RB,ADDATA1L/RC)36
	6.6.3 ADC Sampling Time36
	6.6.4 ADC Conversion Time 37
	6.6.5 ADC Operation during Sleep Mode37
	6.6.6 Programming Process/Considerations37
	6.6.6.1 Programming Process37
	6.6.6.2 Sample Demo Programs38
6.7	Three Sets of PWM (Pulse Width Modulation) 41
	6.7.1 Overview41
	6.7.2 Increment Timer Counter (TMRX: TMR1H/TWR1L, TMR2H/TWR2L, or TMR3H/TWR3L)43
	6.7.3 PWM Time Period (PRDX : PRD1 or PRD2 or PRD3)43
	6.7.4 PWM Duty Cycle (DTX: DT1H/ DT1L, DT2H/ DT2L and DT3H/DT3L; DLX: DL1H/DL1L, DL2H/DL2L and DL3H/DL3L )44
6.8	Timer 44
6.9	Timer Oscillator
	6.9.2 Crystal Oscillator/Ceramic Resonators (XTAL)47
	6.9.3 External RC Oscillator Mode48
	6.9.4 Internal RC Oscillator Mode49
6.10	Power-on Considerations49
	6.10.1 External Power-on Reset Circuit50
	6.10.2 Residual Voltage Protection50
6.11	Low Voltage Detector 51
-	6.11.1 Low Voltage Reset51
	6.11.2 Low Voltage Detector51
	6.11.2.1 BNAK0-RA (ADOC: ADC Offset Calibration Register)51
	6.11.2.2 BANK0-R8(PORT 8)52
	6.11.2.3 BANK0-RE (WUCR: Wake- Up Control Register)52

	<b>E</b> LA	<i>N</i>	Contents	
Ŧ	6.12	<ul> <li>6.11.2.4 BANK1-RE(WDT Control Register)53</li> <li>6.11.3 Programming Process53</li> <li>Code Option</li> <li>6.12.1 Code Option Register (Word 0)54</li> <li>6.12.2 Code Option Register (Word 1)55</li> <li>6.12.3 Customer ID Register (Word 2)56</li> </ul>		54
	6.13			57
7	Abs	olute Maximum Ratings		59
8	DC I	Electrical Characteristics		60
9	<b>AC I</b> 9.1	Electrical Characteristic		<b>61</b> 62
10	Timi	ing Diagrams		63

#### Specification Revision History

0.9	preliminary version	2008/2/29
$\langle \circ \rangle$		



#### **1** General Description

EM78P349 is an 8-bit romless microprocessor designed and developed with low-power and high-speed CMOS technology. It is equipped with a 16K\*13-bit for simulation in the other PCB circuit. It is able to offer a convenient way of developing and verifying user's programs. Moreover, user can take advantage of ELAN Writer to easily program his development code.

#### 2 Features

- CPU configuration
  - 2K × 13 bits on chip ROM
  - (160+16) × 8 bits on chip registers (SRAM)
  - 8 level stacks for subroutine nesting
  - 4 programmable Level Voltage Detector (LVD) : 4.5V, 4.0V, 3.3V, 2.2V
  - 3 programmable Level Voltage Reset (LVR) : 4.0V, 3.0V, 2.5V
  - Less than 1.5 mA at 5V/4MHz
  - Typically 15 μA, at 3V/32kHz
  - Typically 2 μA, during sleep mode
- I/O port configuration
  - 3 bi-directional I/O ports
  - 8 programmable pull-down I/O pins
  - 8 programmable pull-high I/O pins
  - 8 programmable open-drain I/O pins
  - 2 external interrupt pins
- Operating voltage range:
  - 2.1V~5.5V at 0°C~70°C (commercial)
  - 2.3V~5.5V at -40°C~85°C (industrial)
- Operating frequency range (base on 2 clocks)
  - Crystal mode: DC ~ 20MHz, 5V;
  - DC ~ 8MHz, 3V IRC mode: DC ~ 20MHz, 5V;
  - DC ~ 8MHz, 3V
- Peripheral configuration
  - 8-bit real time clock/counter (TCC) with selective signal sources, trigger edges, and overflow interrupt
  - 15-bit multi-channel Analog-to-Digital Converter with 12-bit resolution.
  - Three Pulse Width Modulation (PWM) with 10-bit resolution
  - Power-down (Sleep) mode
- Six available interrupts
  - TCC overflow interrupt
  - Input-port status changed interrupt (wake up from sleep mode)
  - External interrupt
  - ADC completion interrupt
  - PWM period match completion
  - Low voltage detector interrupt
- Programmable free running Watchdog Timer
- **Product Specification (V0.9) 02.29.2008** (This specification is subject to change without further notice)

- Power on voltage detector available (1.8V ± 0.1V)
- Package Type
  - 28-pin Skinny DIP 300mil EM78P349K28S/J
  - 28-pin SOP 300mil : EM78P349SO28S/J
  - 24-pin skinny DIP 300mil : EM78P349K24S/J
  - 24 pin SOP 300mil : EM78P349SO24S/J



#### 3 Pin Assignment




Fig. 2 EM78P349D28/SO28



### 4 Pin Description

#### 4.1 EM78P349D28/SO28

Symbol	Pin No.	Туре	Function
OSCI	21	Ι	External clock crystal resonator RC oscillator input pin.
OSCO	20	I/O	Clock output from internal oscillator
/RESET	9	I	Schmitt trigger input pin. If this pin remains logic low, the controller is reset.
TCC	6	I	Real time clock/counter, Schmitt trigger input pin. Must be tied to VDD or VSS if not in use.
P60~P67	7,8, 11~16	I/O	P60 ~P67 are bi-directional I/O ports. P60 ~ P67 can be pulled-down and P64 ~ P67 and P50~P53 can be pull-high internally by software control.
P50, P51, P52~P55 P56 P57	17, 18, 20~23, 6, 1	I/O	P50~P57 are bi-directional I/O ports. P50~P57 can be open-drain by software control.
PWM1, PWM2, PWM3			* Pulse width modulation outputs. * Defined by PWMCON (bank2-RD)<5, 6, 7>
VREF			* External reference voltage for ADC * Defined by ADCON (R9)<7>.
INT0, INT1			* External interrupt pin
P70, P71~P73, P74~P77	2, 3~5, 24~27	I/O	P70 ~P77are bi-directional I/O ports.
P80	28	$\sim$	P80are bi-directional I/O ports
ADC0~14	7,8,11~1 6,25,26, 4,5,28,1, 2		15 channel AD converter with 12 bits Defined by bank0-RC 、 bank0-RD 、 bank0-RE
VDD	19	-	Power supply pin.
VSS	10	4	Ground pin.



#### 4.2 EM78P349D24/SO24

Symbol	Pin No.	Туре	Function
OSCI	17	Ι	External clock crystal resonator RC oscillator input pin.
OSCO	16	I/O	Clock output from internal oscillator
/RESET	9	I	Schmitt trigger input pin. If this pin remains logic low, the controller is reset.
TCC	6	I	Real time clock/counter, Schmitt trigger input pin. Must be tied to VDD or VSS if not in use.
P60~P63	7,8, 11,12	I/O	P60 ~P67 are bi-directional I/O ports. P60 ~ P67 can be pulled-down and P64 ~ P67 and P50~P53 can be pull-high internally by software control.
P50, P51, P52~P55 P56 P57	13, 14, 16~19, 6, 1	I/O	P50~P57 are bi-directional I/O ports. P50~P57 can be open-drain by software control.
PWM1, PWM2, PWM3			* Pulse width modulation outputs. * Defined by PWMCON (bank2-RD)<5, 6, 7>
VREF			* External reference voltage for ADC * Defined by ADCON (R9)<7>.
INT0, INT1			* External interrupt pin
P70, P71~P73, P74~P77	2, 3~5, 20~23	I/O	P70 ~P77are bi-directional I/O ports.
P80	28		P80are bi-directional I/O ports
ADC0~3, ADC8~14	7,8,11,12, 21,22,4,5, 24,1,2		11 channel AD converter with 12 bits Defined by bank0-RC   bank0-RD   bank0-RE
VDD	19	->	Power supply pin.
VSS	10	<- /	Ground pin.



5 Block Diagram




Fig. 3 The Functional Block Diagram of EM78P349



#### 6 Function Description

#### 6.1 Operational Registers

#### 6.1.1 R0 (Indirect Address Register)

R0 is not a physically implemented register. Its major function is to perform as an indirect address pointer. Any instruction using R0 as a pointer, actually accesses the data pointed by the RAM Select Register (R4).

#### 6.1.2 R1 (Memory Switch Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
"0"	"0"	PS1	PS0	"0"	BS2	BS1	BS0

Bit 5 & Bit 4: are only readable and used to get which page the program counter is at.

Bit 2 ~ Bit 0: are used to select Banks 0 ~ 4,

#### 6.1.3 R2 (Program Counter) and Stack




Fig. 4 Program Counter Organization

- R2 and hardware stacks are 12-bit wide. The structure is depicted in the table under Section 6.1.3.1 *Data Memory Configuration* (next section).
- The configuration structure generates 2K×13 bits on-chip ROM addresses to the relative programming instruction codes. One program page is 1024 words long.
- The contents of R2 are all set to "0"s when a reset condition occurs.
- "JMP" instruction allows direct loading of the lower 10 program counter bits. Thus,
   "JMP" allows PC to jump to any location within a page (1K).



- "CALL" instruction loads the lower 10 bits of the PC, and then PC+1 is pushed onto the stack. Thus, the subroutine entry address can be located anywhere within a page (1K).
- "LJMP" instruction allows direct loading of the lower 12 program counter bits. Therefore, "LJMP" allows PC to jump to any location within 4K (2<sup>12</sup>).
- "LCALL" instruction loads the lower 12 bits of the PC, and then PC+1 is pushed into the stack. Thus, the subroutine entry address can be located anywhere within 4K (2<sup>12</sup>).
- "RET" ("RETL k", "RETI") instruction loads the program counter with the contents of the top of stack.
- "ADD R2, A" allows a relative address to be added to the current PC, and the ninth and above bits of the PC will increase progressively.
- "MOV R2, A" allows loading of an address from the "A" register to the lower 8 bits of the PC, and the ninth and tenth bits (A8 ~ A9) of the PC will remain unchanged.
- Any instruction (except "ADD R2, A") that is written to R2 (e.g., "MOV R2, A", "BC R2, 6" etc.) will cause the ninth bit and the tenth bit (A8 ~ A9) of the PC to remain unchanged.
- All instructions are single instruction cycle (fclk/2) except "LCALL" and "LJMP" instructions. The "LCALL" and "LJMP" instructions need two instructions cycle.



Address	Bank 0 Registers	Bank 1 Registers	Bank 2 Registers	Bank 3 Registers	Bank 5 Registers							
00	R0 (Indirect Addressing Register)											
01	R1 (Memory switch register)											
02	R2 (Program Cour	R2 (Program Counter)										
03	R3 (Status Registe	er)		$\sim$								
04	R4 (Select Indirect	Address)										
05	<b>R5</b> (Port5)	<b>R5</b> (I/O Port Control Register)	<b>R5</b> (PRD1: PWM1 time period)	R5 (Time Clock / Counter)								
06	<b>R6</b> (Port6)	R6 (I/O Port Control Register)	<b>R6</b> (PRD2: PWM2 time period)		$\searrow$							
07	<b>R7</b> (Port7)	R7 (I/O Port Control Register)	<b>R7</b> (PRD3: PWM3 time period)	$( \ ) \ ) \ )$	$\geq$							
08	<b>R8</b> (Port8)	R8 (I/O Port Control Register)	R8 (DT1L:Duty cycle of PWM1)									
09	<b>R9</b> (ADC Control Register)	<b>R9</b> (TIMER Control Register1)	<b>R9</b> (DT2L: Duty cycle of PWM2)									
0A	<b>RA</b> (ADC Offset Calibration Register)	RA(TIMER Control Register2)	RA (DT3L: Duty cycle of PWM3)									
0B	<b>RB</b> (ADDATA1H: ADC data bit11~bit4)	<b>RB</b> (Pull-down Control Register)	<b>RB</b> (DTH: Duty cycle of PWM)									
0C	RC (ADDATA1L:	<b>RC</b> (Open-drain Control Register)	<b>RC</b> (PDH: Period cycle of PWM)									
0D	<b>RD</b> (ADC Input Select Register)	<b>RD</b> (Pull-high Control Register)	RD (PWM Control Register)									
0E	RE (Wake-up Control Register)	RE (WDT Control Register)	RE									
0F		<b>RF</b> (Interrupt Mask Register)	RF									
10 : 1F <	General Registers	(16×8 bits)										
20	General	General	General	General	General							
: 3F	Registers (32×8 bits)	Registers (32×8 bits)	Registers (32×8 bits)	Registers (32×8 bits)	Registers (32×8 bits)							



#### 6.1.4 R3 (Status Register)

7	6	5	4	3	2	1	0
			Т	Р	Z	DC	С

- **Bit 4 (T):** Time-out bit. Set to 1 by the "SLEP" and "WDTC" commands, or during power on and reset to 0 by WDT time-out.
- **Bit 3 (P):** Power-down bit. Set to 1 during power-on or by a "WDTC" command and reset to 0 by a "SLEP" command.

NOTE
Bit 4 & Bit 3 (T & P) are read only.

- Bit 2 (Z): Zero flag. Set to "1" if the result of an arithmetic or logic operation is zero.
- Bit 1 (DC): Auxiliary carry flag

Bit 0 (C): Carry flag

#### 6.1.5 R4 (Select Indirect Address)

Bit 5 ~ Bit 0: are used to select registers (address: 00 ~ 3F) in the indirect address mode.

#### 6.1.6 Bank 0 R5 ~ R7 (Port 5 ~ Port 7)

R5 & R6 & R7 are I/O registers.

#### 6.1.7 Bank 0 R8 (Port 8)



Bit 7 (LVDEN): Low Voltage Detector Enable bits.

**0** = Low voltage detector disable

1 = Low voltage detector enable.

- **Bit 6 (/LVD):** Low voltage Detector state. This is a read only bit. When the VDD pin voltage is lower than LVD voltage interrupt level (selected by LVD1 and LVD0), this bit will be cleared.
  - **0** = The low voltage is detected.
  - 1 = The low voltage is not detected or LVD function is disabled.
- Bit 5 (NREN): Noise rejection enable



0 = disable noise rejection

**1** = enable noise rejection (default). However under Low XTAL oscillator (LXT) mode, the noise rejection circuit always disabled.

Bit 0: P80 control registers.

#### 6.1.8 Bank 0 R9 (ADCON: ADC Control Register)

7	6	5	4	3	2	1	0
VREFS	CKR1	CKR0	ADRUN	ADIS3	ADIS2	ADIS1	ADIS0

Bit 7 (VREFS): The input source of the Vref of the ADC

- **0** = The Vref of the ADC is connected to Vdd (default value), and the P50/VREF pin carries out the function of P50
- 1 = The Vref of the ADC is connected to P50/VREF

	N	OTE
The P50/REF pin priority is	as follows:	
	High	Low
	VREF	P50

Bit 6 & Bit 5 (CKR1 & CKR0): The prescaler of oscillator clock rate of ADC

00 = 1: 16 (default value)

01 = 1: 4 10 = 1: 64

11 = 1: 8

CKR1:CKR0	<b>Operation Mode</b>	Max. Operation Frequency
00	Fosc/16	4 MHz
01	Fosc/4	1 MHz
10	Fosc/64	16MHz
11	Fosc/8	2MHz


Bit 4 (ADRUN): ADC starts to RUN.

0 = Reset upon completion of the conversion. This bit **cannot** be reset through software

1 = an AD conversion is started. This bit can be set by software

#### NOTE

ADPD bit must be enabled before ADRUN bit is enabled. The program process is shown as section 6.6.6.1



These bits can only be changed when the ADIF bit (see Section 7.1.14??) and the ADRUN bit are both LOW.

#### 6.1.9 Bank 0 RA (ADOC: ADC Offset Calibration Register)

	7	6	5	4	3	2	1	0			
	CALI	SIGN	VOF[2]	VOF[1]	] VOF[0]	ADPD	LVD1	LVD0			
Bit 7 (CALI): Calibration enable bit for ADC offset											
	0 = Calibration disable										
1 = Calibration enable											
	Bit 6 (SIG	N): Pola	Polarity bit of offset voltage								
 	$\checkmark$ ) $\sim$	0 =	Negative	/oltage							
	$\langle \langle \rangle$	1 =	Positive vo	oltage							
	Bit 5 ~ Bit	t 3 (VOF[2]	~ VOF[0]	): Offset	voltage bits	i					
		VO	F[2] V	'OF[1]	VOF[0]	Off	set Level				
			0	0	0		0LSB				
			0	0	1		2LSB				
			0	1	0		4LSB				
			0	1	1		6LSB				
			1	0	0		8LSB				

1

0

Product Specification (V0.9) 02.29.2008

(This specification is subject to change without further notice)

1


1

0

1

10LSB

12LSB



Bit2 (ADPD): ADC Power-down mode

0 = Switch off the resistor reference to save power even while the CPU is operating

1 = ADC is operating

#### Bit 1~0 (LVD1:0): Low Voltage Detector level bits.

LVDEN <r8, 7=""></r8,>	LVD1, LVD0 <ra, 0="" 1,=""></ra,>	LVD Voltage Interrupt Level	LVDIF
1	11	2.2V	1*
1	10	3.3V	1*
1	01	4.0V	1*
1	00	4.5V	1*
0	XX	NA	0

\* If Vdd has crossover at LVD voltage interrupt level as Vdd changes, LVDIF =1.

#### 6.1.10 Bank 0 RB (ADDATA1H: Converted Value of ADC)

7	6	5	4	3	2	1	0
AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4

When the AD conversion is completed, the result is loaded into the ADDATA1H. The ADRUN bit is cleared, and the ADIF (see Section 7.1.14) is set.

**RB** is read only.

#### 6.1.11 Bank 0 RC (ADDATA1L: ADC Converted Value)

7	6	5	4	3	2	1	0
ADE11	ADE10	ADE9	ADE8	AD3	AD2	AD1	AD0

Bit 7 (ADE11): AD converter enable bit of P73 pin

0 = Disable ADC11, P73 acts as I/O pin

1 = Enable ADC11, acts as analog input pin

Bit 6 (ADE10 ): AD converter enable bit of P72 pin

**0** = Disable ADC10, P72 acts as I/O pin

- **1** = Enable ADC10, acts as analog input pin
- Bit 5 (ADE9): AD converter enable bit of P76 pin
  - **0** = Disable ADC9, P76 acts as I/O pin
  - **1** = Enable ADC9, acts as analog input pin

Bit 4 (ADE8): AD converter enable bit of P75 pin

**0** = Disable ADC8, P75 acts as I/O pin

**1** = Enable ADC8 acts as analog input pin



Bit 3 ~ Bit 0(AD3~0): When the AD conversion is completed, the result is loaded into the ADDATA1L. The ADRUN bit is cleared, and the ADIF (see Section 6.2.14) is set.

#### 6.1.12 BANK0-RD (AISR: ADC Input Select Register)

The AISR register defines the pins of Port 6 as analog inputs or as digital I/O, individually.

7	6	5	4	3	2	1	0					
ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0					
Bit 7 (ADE	<b>E7 ):</b> AD co	onverter en	able bit of	P67 pin			$\searrow$					
	<b>0</b> = D	isable ADC	7, P67 act	s as I/O pir	n /		$\geq$					
	1 = Enable ADC7, acts as analog input pin											
Bit 6 (ADE6 ): AD converter enable bit of P66 pin												
<ul> <li>0 = Disable ADC6, P66 acts as I/O pin</li> <li>1 = Enable ADC6, acts as analog input pin</li> </ul>												
1 = Enable ADC6, acts as analog input pin												
Bit 5 (ADE	<b>5):</b> AD co	onverter en	able bit of	P65 pin	$\geq$							
	Bit 5 (ADE5 ): AD converter enable bit of P65 pin 0 = Disable ADC5, P65 acts as I/O pin											
	<b>1</b> = E	nable ADC	5, acts as a	analog inpu	ıt pin							
Bit 4 (ADE	<b>E4 ):</b> AD co	onverter en	able bit of	P64 pin								
	Bit 4 (ADE4 ): AD converter enable bit of P64 pin 0 = Disable ADC4, P64 acts as I/O pin											
	1 = E	nable ADC	4 acts as a	inalog input	t pin							
Bit 3 (ADE	<b>E3 ):</b> AD co	onverter en	able bit of	P63 pin								
<ul> <li>Bit 6 (ADE6): AD converter enable bit of P66 pin</li> <li>0 = Disable ADC6, P66 acts as I/O pin</li> <li>1 = Enable ADC6, acts as analog input pin</li> <li>Bit 5 (ADE5): AD converter enable bit of P65 pin</li> <li>0 = Disable ADC5, P65 acts as I/O pin</li> <li>1 = Enable ADC5, acts as analog input pin</li> <li>Bit 4 (ADE4): AD converter enable bit of P64 pin</li> </ul>												
$\sim$	1=E	nable ADC	3, acts as a	analog inpu	ıt pin							
Bit 2 (ADE	<b>E2 ):</b> AD co	onverter en	able bit of	P62 pin								
$\langle \rangle$	<b>0</b> = D	isable ADC	2, P62 act	s as I/O pir	ו							
	<b>1</b> = E	nable ADC	2, acts as a	analog inpu	ıt pin							
Bit 1 (ADE	<b>E1 ):</b> AD co	onverter en	able bit of	P61 pin								
	<b>0</b> = D	isable ADC	01, P61 act	s as I/O pir	ו							
	<b>1</b> = E	nable ADC	1, acts as a	analog inpu	ıt pin							
Bit 0 (ADE	<b>E0 ):</b> AD co	onverter en	able bit of	P60 pin.								
	<b>0</b> = D	isable ADC	0, P60 act	s as I/O pir	ו							
	<b>1</b> = E	nable ADC	0, acts as a	analog inpu	ıt pin							



occurs.

#### 6.1.13 Bank 0 RE (WUCR: Wake- up Control Register)

7	6	5	4	3	2	1	0
"0"	LVDIF	LVDWE	ICWE	ADWE	ADE14	ADE13	ADE12

NOTE
RE <6> "1" means interrupt request; "0" means no interrupt
RE <6>can be cleared by instruction but cannot be set.
.RF <6> is the interrunt mask register

 Bank1-RE <6> is the interrupt mask register.
 Reading Bank0-RE <6> will result to "logic AND" of Bank0-RE <6> and Bank0-RE <6>

Bit 6 (LVDIF): Low Voltage Detector interrupt flag.

Bank0-

Bank0-

LVDIF reset to "0" by software or hardware.

LVDEN BANK0 <r8,7></r8,7>	LVD1,LVD0 <ra,1,0></ra,1,0>	LVD voltage Interrupt level	LVDIF
1	11	Vdd <= 2.2V	1
		Vdd > 2.2V	0
1	10	Vdd <= 3.3V	1
		Vdd > 3.3V	0
1		Vdd <= 4.0V	1
	01	Vdd > 4.0V	0
1	00	Vdd <= 4.5V	1
		Vdd > 4.5V	0
0	XX	NA	0

Bit 5 (LVDWE): Low Voltage Detect wake-up enable bit.

0 = Disable Low Voltage Detect wake-up.

1 = Enable Low Voltage Detect wake-up.

When the Low Voltage Detect is used to enter interrupt vector or to wake-up EM78P349 from sleep with Low Voltage Detect running, the LVDWE bit must be set to "Enable".

**Bit 4 (ICWE):** Port 6 input change to wake-up status enable bit

**0** = Disable Port 6 input change to wake-up status

**1** = Enable Port 6 input change wake-up status

When the Port 6 Input Status Change is used to enter interrupt vector or to wake-up EM78P349 from sleep, the ICWE bit must be set to "Enable".

- Bit 3 (ADWE): ADC wake-up enable bit
  - 0 = Disable ADC wake-up
    - 1 = Enable ADC wake-up



When the ADC Complete is used to enter interrupt vector or to wake-up EM78P349 from sleep with AD conversion running, the ADWE bit must be set to "Enable".

- Bit 2 (ADE14 ): AD converter enable bit of P70 pin
  - 0 = Disable ADC14, P70 acts as I/O pin
  - 1 = Enable ADC14, acts as analog input pin
- Bit 1 (ADE13 ): AD converter enable bit of P57 pin
  - **0** = Disable ADC13, P57 acts as I/O pin
  - **1** = Enable ADC13, acts as analog input pin
- Bit 0 (ADE12 ): AD converter enable bit of P80 pin
  - 0 = Disable ADC12, P80 acts as I/O pin
  - 1 = Enable ADC12, acts as analog input pin

#### 6.1.14 Bank 0 RF (Interrupt Status Register)

7	6	5	4	3	2	1	0
EX1IF	PWM3IF	PWM2IF	PWM1IF	ADIF	EX0IF	ICIF	TCIF

	_		_	
N	n	т	F	
	J		_	

- "1" means interrupt request; "0" means no interrupt occurs.
- RF can be cleared by instruction but cannot be set.
- IOCF0 is the interrupt mask register.
- Reading RF will result to "logic AND" of RF and IOCF0.

Bit 7 (EX1IF):	External interrupt flag. Set by INT1 pin. Reset by software.
----------------	--

Bit 6 (PWM3IF):	PWM3 (Pulse Width Modulation) interrupt flag. Set when a selected
	duration is reached. Reset by software.

- **Bit 5 (PWM2IF):** PWM2 (Pulse Width Modulation) interrupt flag. Set when a selected duration is reached. Reset by software.
- **Bit 4 (PWM1IF):** PWM1 (Pulse Width Modulation) interrupt flag. Set when a selected duration is reached. Reset by software.
- **Bit 3 (ADIF):** Interrupt flag for analog to digital conversion. Set when AD conversion is completed. Reset by software.
- Bit 2 (EX0IF): External interrupt flag. Set by INT0 pin. Reset by software.
- **Bit 1 (ICIF):** Port 6 input status change interrupt flag. Set when Port 6 input changes. Reset by software.
- **Bit 0 (TCIF):** TCC overflow interrupt flag. Set when TCC overflows. Reset by software.



#### 6.1.15 BANK1-R5 ~R7 (I/O Port Control Register)

"1" puts the relative I/O pin into high impedance, while "0" defines the relative I/O pin as output. **IOC50**, **IOC60**, and **IOC70** registers are all readable and writable.

#### 6.1.16 BANK1-R8 (I/O Port Control Register)

7	6	5	4	3	2	1	0
							C 80

**Bit 0:** are "1" puts the relative I/O pin into high impedance, while "0" defines the relative I/O pin as output. And they are both readable and writable.

#### 6.1.17 BANK1-R9 (TMRCON: TIMER Control Register1)

7	6	5	4	3	2	1	0
T3EN	T2EN	T3P2	T3P1	T3P0	T2P2	T2P1	T2P0

Bit 7 (T3EN): TMR3 enable bit

0 = TMR3 is off (default value)

1 = TMR3 is on

Bit 6 (T2EN): TMR2 enable bit

0 = TMR2 is off (default value)

1 = TMR2 is on

Bit 5 ~ Bit 3 (T3P2 ~ T3P0): TMR3 clock prescale option bits

T3P2	T3P2 T3P1		Prescale
0	0	0	1:1(default)
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

#### Bit 2: Bit 0 (T2P2:T2P0 ): TMR2 clock prescale option bits

T2P2	T2P1	T2P0	Prescale
0	0	0	1:1(default)
0	0	1	1:2
0	1	0	1:4



0	1	1	1:8
1	0	0	1:16
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

#### 6.1.18 BANK1-RA (TMRCON: TIMER Control Register2)

7	6	5	4	↓   ;	3	2	1	0	
EIS1	EIS0			T1	EN	T1P2	T1P1	T1P0	
Bit 7 (EIS	1): Cont	rol bit is u	sed to	define the	functi	on of the F	971 (/INT1)	pin	
	<b>0</b> = F	971, norm	al I/O p	bin				$\searrow$	
<b>1</b> = /INT1, external interrupt pin. In this case, the I/O control bit of P71 (Bit 7 of BANK1-R7) must be set to "1"									
Bit 6 (EIS	0): Cont	rol bit is us	sed to o	define the	functio	on of the P	277 (/INTO) p	oin	
	<b>0</b> = F	977, norm	al I/O p	oin	$\nearrow$	$\setminus \setminus \leq$	č		
	1 = /	INT0, exte	ernal in	terrupt pin.	In th	is case, th	e I/O contro	l bit of P77	
	(	Bit 7 of BA	ANK1-F	R7) must b	e set i	to "1"			
can als Regist	so be read l	by Port 7 (I or P77(/IN	BANK0- T0) and	R7). Refer	to Fig	g. 7(I/O Po	he status of / rt and I/O ( 3 (I/O Ports)	Control	
Bit 7 (T1É	N): TMR	1 enable	bit						
		MR1 is of		ult value)					
$\langle \bigcirc$	1=1	MR1 is o	n						
Bit 6 ~ Bit	: 4 (T1P2 ~	<b>⊤1P0):</b> ⊤	MR1 cl	lock presca	ale op	tion bits			
$\langle \rangle \rangle \rangle$	ТЗ	SP2 T	3P1	T3P0		Prescale	•		
$\langle \langle \rangle$	$\sim$	0	0	0		1:1(default)			
		•	•						
		0	0	1 0		1:2 1:4			

1

0

1

0

1

1:8

1:16

1:64

1:128

1:256

6.1.19	BANK1-RB	(Pull-Down	Control Register)
--------	----------	------------	-------------------

1

0

0

1

1

0

1

1

1

1

7	6	5	4	3	2	1	0
/PD7	/PD6	/PD5	/PD4	/PD3	/PD2	/PD1	/PD0

IOCB0 register is both readable and writable

Bit 7 (/PD7):	Control bit is used to enable the pull-down of the P67 pin <b>0</b> = Enable internal pull-down <b>1</b> = Disable internal pull-down
Bit 6 (/PD6):	Control bit is used to enable the pull-down of the P66 pin
Bit 5 (/PD5):	Control bit is used to enable the pull-down of the P65 pin
Bit 4 (/PD4):	Control bit is used to enable the pull-down of the P64 pin
Bit 3 (/PD3):	Control bit is used to enable the pull-down of the P63 pin
Bit 2 (/PD2):	Control bit is used to enable the pull-down of the P62 pin
Bit 1 (/PD1):	Control bit is used to enable the pull-down of the P61 pin
Bit 0 (/PD0):	Control bit is used to enable the pull-down of the P60 pin.

#### 6.1.20 BANK1-RC (Open-Drain Control Register)

7	6	5	4	3	2	1	0
/OD7	/OD6	/OD5	/OD4	/OD3	/OD2	/OD1	/OD0

**IOCC0** register is both readable and writable.

Bit 7 (OD7): Control bit is used to enable the open-drain of the P57 pin.

- **0** = Enable open-drain output
- 1 = Disable open-drain output
- Bit 6 (OD6): Control bit is used to enable the open-drain of the P56 pin.
- Bit 5 (OD5): Control bit is used to enable the open-drain of the P55 pin.
- Bit 4 (OD4): Control bit is used to enable the open-drain of the P54 pin.
- **Bit 3 (OD3):** Control bit is used to enable the open-drain of the P53 pin.
- Bit 2 (OD2): Control bit is used to enable the open-drain of the P52 pin.
- Bit 1 (OD1): Control bit is used to enable the open-drain of the P51 pin.
- Bit 0 (OD0): Control bit is used to enable the open-drain of the P50 pin.

#### 6.1.21 BANK1-RD (Pull-high Control Register)

7	6	5	4	3	2	1	0
/PH7	/PH6	/PH5	/PH4	/PH3	/PH2	/PH1	/PH0

**IOCD0** register is both readable and writable.



- **Bit 7 (/PH7):** Control bit is used to enable the pull-high of the P67 pin. 0 = Enable internal pull-high; 1 = Disable internal pull-high.
- Bit 6 (/PH6): Control bit is used to enable the pull-high of the P66 pin.
- Bit 5 (/PH5): Control bit is used to enable the pull-high of the P65 pin.
- Bit 4 (/PH4): Control bit is used to enable the pull-high of the P64 pin.
- Bit 3 (/PH3): Control bit is used to enable the pull-high of the P53 pin.
- Bit 2 (/PH2): Control bit is used to enable the pull-high of the P52 pin.
- Bit 1 (/PH1): Control bit is used to enable the pull-high of the P51 pin.
- Bit 0 (/PH0): Control bit is used to enable the pull-high of the P50 pin.

#### 6.1.22 BANK1-RE (WDT Control Register)

7	6	5	4	3	2	1	0
WDTE	LVDIE	PSWE	PSW2	PSW1	PSW0	"0"	"0"

NOTE					
IOCE0<6,1,0> register is both readable and writable					
<ul> <li>Individual interrupt is enabled by setting its associated control bit in the IOCF0&lt;6,1,0&gt; to "1."</li> </ul>					
Global interrupt is enabled by the ENI instruction and is disabled by the DISI					
instruction. Refer to Fig. 11 (Interrupt Input Circuit) under Section 6.5 (Interrupt).					
Bit 7 (WDTE): Control bit is used to enable Watchdog Timer					
0 = Disable WDT					

- 1 = Enable WDT
- WDTE is both readable and writable

Bit 6 (LVDIE): Low voltage Detector interrupt enable bit.

- 0 = Disable Low voltage Detector interrupt.
  - 1 = Enable Low voltage Detector interrupt.

When the detect low level voltage to enter interrupt vector or enter next instruction, the LVDIE bit must be set to "Enable".

Bit 5 (PSWE): Prescaler enable bit for WDT

0 = prescaler disable bit. WDT rate is 1:1

- 1 = prescaler enable bit. WDT rate is set as Bit4~Bit2
- Bit 4 ~ Bit 2 (PSW2 ~ PSW0): WDT prescaler bits.

PSW2	PSW1	PSW0	WDT Rate
0	0	0	1:2

(This specification is subject to change without further notice)



0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

#### 6.1.23 BANK1-RF (Interrupt Mask Register)

7	6	5	4	3	2	1	0
"0"	PWM3IE	PWM2IE	PWM1IE	ADIE	EXIE	ICIE	TCIE

■ Individual in ■ Global inter	NOTE is both readable and writable terrupt is enabled by setting its associated control bit in the RF to "1." rupt is enabled by the ENI instruction and is disabled by the DISI Refer to Fig. 11 (Interrupt Input Circuit) under Section 6.5 (Interrupt).
Bit 6 (PWM3IE):	PWM3IF interrupt enable bit
	0 = Disable PWM3 interrupt
	1 = Enable PWM3 interrupt
Bit 5 (PWM2IE):	PWM2IF interrupt enable bit
`\	0 = Disable PWM2 interrupt
	1 = Enable PWM2 interrupt
Bit 4 (PWM1IF)	PWM1IF interrupt enable bit
	0 = Disable PWM1 interrupt
	1 = Enable PWM1 interrupt
Bit 3 (ADIE):	ADIF interrupt enable bit
	<b>0</b> = Disable ADIF interrupt
	1 = Enable ADIF interrupt
	When the ADC Complete is used to enter interrupt vector or to enter
Ŷ	next instruction, the ADIE bit must be set to "Enable."
Bit 2 (EXIE):	EXIF interrupt enable bit
ζ, γ	<b>0</b> = Disable EX0IF/EX1IF interrupt
	1 = Enable EX0IF/EX1IF interrupt
Bit 1 (ICIE):	ICIF interrupt enable bit
· · /	<b>0</b> = Disable ICIF interrupt
	1 = Enable ICIF interrupt
	•



If Port6 Input Status Change Interrupt is used to enter interrupt vector or to enter next instruction, the ICIE bit must be set to "Enable."

Bit 0 (TCIE): TCIF interrupt enable bit.

- 0 = Disable TCIF interrupt
- 1 = Enable TCIF interrupt

## 6.1.24 BANK2-R5 (PRD1L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM1 Time Period)

The content of BANK2-R5 is the time period (time base) of PWM1. The frequency of PWM1 is the reverse of the period. Most Significant Bits(Bit9,8) of Period Cycle of PWM1 in BANK2-RC<1, 0>.

## 6.1.25 BANK2-R6(PRD2L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM2 Time Period)

The content of BANK2-R6 is the time period (time base) of PWM2. The frequency of PWM2 is the reverse of the period. Most Significant Bits(Bit9, 8) of Period Cycle of PWM2 in BANK2-RC<3, 2>.

## 6.1.26 BANK2-R1 (PRD3L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM3 Time Period)

The content of BANK2-R7 is the time period (time base) of PWM3. The frequency of PWM3 is the reverse of the period. Most Significant Bits(Bit9, 8) of Period Cycle of PWM3 in BANK2-RC<5, 4>.

## 6.1.27 BANK2-R8 (DT1L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM1 Duty Cycle)

A specified value keeps the output of PWM1 to stay high until the value matches with TMR1. Most Significant Bits(Bit9, 8) of Duty Cycle of PWM1 in BANK2-RB<1, 0>.

## 6.1.28 BANK2-R9 (DT2L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM2 Duty Cycle)

A specified value keeps the output of PWM2 to stay high until the value matches with TMR2. Most Significant Bits(Bit9, 8) of Duty Cycle of PWM2 in BANK2-RB<3, 2>.



## 6.1.29 BANK2-RA (DT3L: the Least Significant Byte (Bit 7 ~ Bit 0) of PWM3 Duty Cycle)

A specified value keeps the output of PWM3 to stay high until the value matches with TMR2. Most Significant Bits(Bit9, 8) of Duty Cycle of PWM3 in BANK2-RB<5, 4>.

## 6.1.30 BANK2-RB (DTH: the Most Significant Bits of PWM Duty Cycle)

7	6	5	4	3	2	1	0
		DT3[9]	DT3[8]	DT2[9]	DT2[8]	DT1[9]	DT1[8]
Bit 5 & Bit 4 (DT3[9], DT3[8]):			The M	lost Signific	cant Bits of	FPWM3 Du	ty Cycle.
Bit 3 & Bit 2 (DT2[9], DT2[8]):			The Most Significant Bits of PWM2 Duty Cycle.				
Bit 1 & Bit 0 (DT1[9], DT1[8]):			The Most Significant Bits of PWM1 Duty Cycle.				

### 6.1.31 BANK2-RC (PRDH: the Most Significant Bits of PWM Time Period )

7	6	5	4	3	2	1	0
		PRD 3[9]	PRD 3[8]	PRD 2[9]	PRD 2[8]	PRD 1[9]	PRD1[8]

Bit 5 & Bit 4 (PRD[9], PRD3[8]): The Most Significant Bits of PWM3 period Cycle.
Bit 3 & Bit 2 (PRD2[9], PRD2[8]): The Most Significant Bits of PWM2 period Cycle.
Bit 1 & Bit 0 (PRD1[9], PRD1[8]): The Most Significant Bits of PWM1 period Cycle.

#### 6.1.32 BANK2-RD (PWMCON: PWM Control Register)

$\langle \rangle$	7	6	5	4	3	2	1	0
	PWM3E	PWM2E	PWM1E					

Bit 7 (PWM3E): PWM3 enable bit

**0** = PWM3 is off (default value), and its related pin carries out the P55 function.

**1** = PWM3 is on, and its related pin is automatically set to output.

Bit 6 (PWM2E): PWM2 enable bit

- **0** = PWM2 is off (default value), and its related pin carries out the P54 function.
- **1** = PWM2 is on, and its related pin is automatically set to output.

Bit 5 (PWM1E): PWM1 enable bit



- **0** = PWM1 is off (default value), and its related pin carries out the P51 function;
- **1** = PWM1 is on, and its related pin is automatically set to output.

#### 6.2 TCC/WDT and Prescaler

There are two 8-bit counters available as prescalers for the TCC and WDT respectively. The PST0 ~ PST2 bits of the CONT register are used to determine the ratio of the TCC prescaler, and the PWR0 ~ PWR2 bits of the BANK1-RE register are used to determine the prescaler of WDT. The prescaler can be cleared by the instructions and TCC also can be written by the instructions. The WDT and prescaler will be cleared by the "WDTC" and "SLEP" instructions. Fig4 (next page) depicts the block diagram of TCC/WDT.

TCC (BANK3-R5) is an 8-bit timer/counter. The TCC clock source can be internal clock or external signal input (edge selectable from the TCC pin). If TCC signal source is from internal clock, TCC will increase by 1 per 1 clock (CLKS=0)or 2 clocks (CLKS=1) depending on CLKS bit of code option (without prescaler). If TCC signal source is from external clock input, TCC will increase by 1 at every falling edge or rising edge of the TCC pin. TCC pin input time length (kept in High or Low level) must be greater than 1CLK.The TCC will stop running when sleep mode occurs. But when A/D conversion is running and sleep mode occurs, the TCC will keep on running.

The watchdog timer is a free running on-chip RC oscillator. The WDT will keep on running even when the oscillator frequency has been turned off (i.e., in sleep mode). During normal operation or sleep mode, a WDT time-out (if enabled) will cause the device to reset. The WDT can be enabled or disabled at any time during normal mode through software programming. Refer to WDTE bit of BANK1-RE register. With no prescaler, the WDT time-out duration is approximately 18ms.<sup>1</sup>







Fig. 5 Block Diagram of TCC and WDT


#### 6.3 I/O Ports

The I/O registers (Port 5, Port 6, Port 7, Port 8) are bidirectional tri-state I/O ports. The Pull-high, Pull-down, and Open-drain functions can be set internally by Bank 1-RB, Bank 1-RC, and Bank 1-RD respectively. Port 6 features an input status change interrupt (or wake-up) function. Each I/O pin can be defined as "input" or "output" pin by the I/O control registers (Bank 1-R5 ~ R8). The I/O registers and I/O control registers are both readable and writable. However, the initial state of these I/Os (Port 5, Port 6, Port 7, Port8) are unknown input (high impedance). If an I/O pin is pulled to a level by external circuit, the pin must induce a voltage. Hence, it has to be taken into consideration whether the induced voltage causes a wrong action in the beginning of the system. The I/O interface circuits for Ports 5 ~ 8 are illustrated in Figures 5, 6, & 7 respectively. Port 6 with Input Change Interrupt/Wake-up is shown in Fig. 8.





NOTE: Pull-high and Open-drain are not shown in the figure. Fig. 6 The circuit of I/O Port and I/O Control Register for Port 5, Port7 and Port8





NOTE: CO2, Pull-high and Open-drain are not shown in the figure. Fig. 7 I/O Port and I/O Control Register Circuit for P77(/INT0) and P71(/INT1)








Fig. 9 Block Diagram of Port 6 with Input changed Interrupt/Wake-up

elerr beuge er i ert e input erian	9° · · · · · · · · · · · · · · · · · · ·					
_(1) Wake-up	(2) Wake-up and Interrupt					
(a) Before SLEEP	(a) Before SLEEP					
1. Disable WDT	1. Disable WDT					
2. Read I/O Port 6 (MOV R6,R6)	2. Read I/O Port 6 (MOV R6,R6)					
3. Execute "ENI" or "DISI"	3. Execute "ENI" or "DISI"					
4. Enable wake-up bit (Set ICWE =1)	4. Enable wake-up bit (Set ICWE =1)					
5. Execute "SLEP" instruction	5. Enable interrupt (Set ICIE =1)					
(b) After wake-up	6. Execute "SLEP" instruction					
$\rightarrow$ Next instruction	(b) After wake-up					
	1. IF "ENI" $\rightarrow$ Interrupt vector (008H)					
	2. IF "DISI" $\rightarrow$ Next instruction					
_(3) Interrupt						
(a) Before Port 6 pin change						
1. Read I/O Port 6 (MOV R6,R6)						
2. Execute "ENI" or "DISI"						
3. Enable interrupt (Set BANK1-RF ICIE =	3. Enable interrupt (Set BANK1-RF ICIE =1)					
(b) After Port 6 pin changed (interrupt)						
1. IF "ENI" $\rightarrow$ Interrupt vector (008H)						
2. IF "DISI" $\rightarrow$ Next instruction						

6.3.1 Usage of Port 6 Input Change Wake-up/Interrupt Function

#### 6.4 RESET and Wake-up

#### 6.4.1 The function of RESET and Wake-up

A RESET is initiated by one of the following events-

(1) Power-on reset



(2) /RESET pin input "low", or

(3) WDT time-out (if enabled).

A device is kept in a reset condition for a duration of approximately 18ms after the reset is detected. When in LXT mode, the reset time is 500ms. Once a reset occurs, the following functions are performed (the initial address is 000h)

The oscillator is running, or will be started (if under sleep mode)

The Program Counter (R2) is set to all "0"

All I/O port pins are configured as input mode (high-impedance state)

The Watchdog Timer and prescaler are cleared

When power is switched on, the R1 are cleared

The CONT register bits are set to all "0" except for the Bit 6 (INT flag)

The initial value of all registers are showed as bellow table

Executing the "SLEP" instruction will assert the sleep (power down) mode. While entering sleep mode, the Oscillator, TCC, TIMER1, TIMER2 and TIMER3 are stopped. The WDT (if enabled) is cleared but keeps on running. During A/D conversion and then set "SLEP" instruction, the Oscillator, TCC, TIMER1, TIMER2 and TIMER3 keep on running. The WDT (if enabled) is cleared but keeps on running.

The controller can be awakened by-

Case 1External reset input on /RESET pin

Case 2WDT time-out (if enabled)

Case 3Port 6 input status changes (if ICWE is enabled)

Case 4AD conversion completed (if ADWE enable).

Case 5 Low Voltage Detector(if LVDWE enable)

The first two cases (1 & 2) will cause the EM78P349 to reset. The T and P flags of R3 can be used to determine the source of the reset (wake-up). Cases 3, 4, 5 are considered the continuation of program execution and the global interrupt ("ENI" or "DISI" being executed) decides whether or not the controller branches to the interrupt vector following wake-up. If ENI is executed before SLEP, the instruction will begin to execute from address 0x8 after wake-up. If DISI is executed before SLEP, the execution will restart from the instruction next to SLEP after wake-up. All sleep mode wake up time is2ms, no matter what the oscillator type or mode is (except when it's in low XTAL mode). Under low XATL mode, wake up time is 500ms.

Case [a] WDT is enabled before SLEP and all of the RE bits are disabled. Hence, the EM78P349 can be awaken only with Case 1 or Case 2. Refer to the section on Interrupt (Section 7.6) for further details.



- Case [b] If Port 6 Input Status Change is used to wake -up EM78P349 and ICWE bit of Bank 0-RE register is enabled before SLEP, WDT must be disabled. Hence, the EM78P349 can be awakened only with Case 3. Wake-up time depends on the oscillator mode. In RC mode the reset time is 32 clocks (for stable oscillators). In High Crystal mode, reset time is 2ms and 32 clocks (for stable oscillators), and in low Crystal mode, the reset time is 500ms..
- Case [c] If AD conversion completed is used to wake-up EM78P349 and the ADWE bit of Bank 0-RE register is enabled before SLEP, WDT must be disabled by software. Hence, the EM78P349 can be awakened only with Case 4. The wake-up time is 15 TAD (ADC clock period). Wake-up time is dependent on oscillator mode. Under RC mode the reset time is 32 clocks (for oscillator stables). In High XTAL mode, reset time is 2ms and 32 clocks (for oscillator stables); and in low XTAL mode, the reset time is 500ms.
- Case [d] If Low voltage detector is used to wake-up EM78P349 and LVDWE bit of BANK0-RE register is enabled before SLEP, WDT must be disabled by software. Hence, the EM78P349 can be awaken only with Case 5. Wake-up time is dependent on oscillator mode. Under RC mode the reset time is 32 clocks (for oscillator stables). In High XTAL mode, reset time is 2ms and 32 clocks (for oscillator stables); and in low XTAL mode, the reset time is 500ms.

If Port 6 Input Status Change Interrupt is used to wake up the EM78P349 (as in Case b above), the following instructions must be executed before SLEP:

MOV	A, @000110xxb	; Select WDT prescaler and disable WDT
BANK	1 - 1	$\rightarrow$
MOV	RE, A	
WDTC		; Clear WDT and prescaler
BANK		
MOV	R6, R6	; Read Port 6
ENI (or DISI)		; Enable (or disable) global interrupt
MOV	A, @xxx1xxxxb	; Enable Port 6 input change wake-up bit
	RE	
MOV	A, @00000x1xb	; Enable Port 6 input change interrupt
BANK	/1	
MOV	RF, A	
SLEP		; Sleep

#### 6.4.2 The Status of T, and P of STATUS Register

A RESET condition is initiated by one of the following events:

(1) A power-on condition,

(2) A high-low-high pulse on /RESET pin, or

(3) Watchdog Timer time-out.

The values of T and P, as listed in Table 1 below, are used to check how the processor wakes up. Table 2 shows the events, which may affect the status of T and P.



#### Table 1 The Values of RST, T, and P after RESET


Reset Type	Т	Р						
Power-on	1	1						
/RESET during Operating mode	*P	*P						
/RESET wake-up during SLEEP mode	1	0						
WDT during Operating mode	0	*P						
WDT wake-up during SLEEP mode	0	0						
Wake-up on pin change during SLEEP mode	1	0						


\*P: Previous status before reset

#### Table 2 The Status of RST, T and P being Affected by Events

Event	Т	Р
Power-on	1	1 🧹 🎸
WDTC instruction	1	1
WDT time-out	0	*P
SLEP instruction	1	0
Wake-up on pin changed during SLEEP mode	1	0

\*P: Previous value before reset





#### 6.4.3 Register Initial Values after Reset

Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x05	BANK1-R5	Bit Name	C57	C56	C55	C54	C53	C52	C51	C50
		Power-on	1	1	1	1	1	1	1	1
		/RESET & WDT	1	1	1	1	1	1	1	1
		Wake-up from	Р	Р	Р	Р	Р	Р	Р	Р

Product Specification (V0.9) 02.29.2008

(This specification is subject to change without further notice)



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Pin Change								
0x06		Bit Name	C67	C66	C65	C64	C63	C62	C61	C60
		Power-on	1	1	1	1	1	1	1	1
	I BANK1-R6	/RESET & WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
0x07		Bit Name	C77	C76	C75	C74	C73	C72	C71	C70
		Power-on	1	1	1	1	1	1	1	1
	BANK1-R7	/RESET & WDT	1	1	1	1	1	1 /	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	P	Р	Р
	1	Bit Name	"0"	"0"	"0"	"0"	"0"	"0"	"0"	C80
		Power-on	0	0	0	0	0	0	0	1
0x8	BANK1-R8	/RESET & WDT	0	0	0	0	0	0	0	1
		Wake-up from Pin Change	Р	Р	Р	P	Р	P	P	Р
0x9		Bit Name	T3EN	T2EN	T3P2	T3P1	T3P0	T2P2	T2P1	T2P0
	BANK1-R9	Power-on	0	0	0	0	0	0	0	0
	(TMRCON)	/RESET & WDT	0	0	0	0	0 📏	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	P	P	Р	Р
		Bit Name	EIS1	EIS0	"0"	"0"	T1EN	T1P2	T1P1	T1P0
	BANK1-RA	Power-on	0	0	0	0	0	0	0	0
0xA	(CMPCON)	/RESET & WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	P	P	Р	Ρ	Р	Р	Ρ
		Bit Name	/PD7	/PD6	/PD5	/PD4	/PD3	/PD2	/PD1	/PD0
		Power-on	1	1	1	1	1	1	1	1
0xB	BANK1-RB	/RESET & WDT	1	1	$\checkmark$	1	1	1	1	1
		Wake-up from Pin Change	Р	P	R	Р	Р	Р	Р	Р
		Bit Name	/OD7	/OD6	/OD5	/OD4	/OD3	/OD2	/OD1	/OD0
		Power-on	$\land$	1	1	1	1	1	1	1
0xC	BANK1-RC	/RESET & WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	P	Р	Р	Р	Р	Р	Р	Р
	BANK1-RD	Bit Name	/PH7	/PH6	/PH5	/PH4	/PH3	/PH2	/PH1	/PH0
		Power-on	1	1	1	1	1	1	1	1
0xD		RESET & WDT	1	1	1	1	1	1	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
	BANK1-RE	Bit Name	WDTE	LVDIE	PSWE	PSW2	PSW1	PSW0	"0"	"0"
		Power-on	0	0	0	0	0	0	0	0
0xE		/RESET & WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
0xF	BANK1-RF	Bit Name	"0"	PMW3I E	PMW2I E	PWM1I E	ADIE	EXIE	ICIE	TCIE
		Power-on	0	0	0	0	0	0	0	0
		/RESET & WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	P	P	P	P	P	P	P	P
0x05	BANK2-R5	Bit Name	PRD1[7]	PRD1[6]	PRD1[5]	PRD1[4]	PRD1[3]	PRD1[2]	PRD1[1]	PRD1[0]
	(PRD1L)	Power-on	0	0	0	0	0	0	0	0

Product Specification (V0.9) 02.29.2008 (This specification is subject to change without further notice)



Address	s Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		/RESET & WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	PRD2[7]	PRD2[6]	PRD2[5]	PRD2[4]	PRD2[3]	PRD2[2]	PRD2[1]	PRD2[0]
	BANK2-R6	Power-on	0	0	0	0	0	0	0	0
(PRD2L)	/RESET & WDT	0	0	0	0	0	0	0	0	
	( )	Wake-up from Pin Change	Р	Ρ	Р	Р	Р	Р	Р	Р
		Bit Name	PRD3[7]	PRD3[6]	PRD3[5]	PRD3[4]	PRD3[3]	PRD3[2]	PRD3[1]	PRD3[0]
	BANK2-R7	Power-on	0	0	0	0	0	0	0	0
0x07	(PRD3L)	/RESET & WDT	0	0	0	0	0	0	0	0
	、 <i>,</i>	Wake-up from Pin Change	Р	Р	Р	Ρ	Р	P	P	Р
		Bit Name	DT1[7]	DT1[6]	DT1[5]	DT1[4]	DT1[3]	DT1[2]	DT1[1]	DT1[0]
	BANK2-R8	Power-on	0	0	0	0	0	0	0	0
0x8	(DT1L)	/RESET & WDT	0	0	0	0	0	0 🗸	0	0
	<b>`</b>	Wake-up from Pin Change	Р	Р	Р	P	P	P	P	Р
		Bit Name	DT2[7]	DT2[6]	DT2[5]	DT2[4]	DT2[3]	DT2[2]	DT2[1]	DT2[0]
	BANK2-R9	Power-on	0	0	0	0	0 \ \	0	0	0
0x9	0x9 (DT2L)	/RESET & WDT	0	0	0	0	0	0/~/	0	0
	· · ·	Wake-up from Pin Change	Р	Р	P	P	Р	Р	Р	Р
		Bit Name	DT3[7]	DT3[6]	DT3[5]	DT3[4]	DT3[3]	DT3[2]	DT3[1]	DT3[0]
	BANK2-RA	Power-on	0	0	0	0	0	0	0	0
0xA	(DT3L)	/RESET & WDT	0	0	0	0	0	0	0	0
	· · /	Wake-up from Pin Change	Р	P	P	P	Р	0	Р	Р
		Bit Name	"0"	"0"	DT3[9]	DT3[8]	DT2[9]	DT2[8]	DT1[9]	DT1[8]
	BANK2-RB	Power-on	0	0	0	0	0	0	0	0
0xB	(DT1H,	/RESET & WDT	0	0	0	0	0	0	0	0
	2H, 3H)	Wake-up from Pin Change	P	P	P	Р	Р	Р	Р	Р
		Bit Name	"0"	"0"		PRD3[8]	PRD2[9]	PRD2[8]	PRD1[9]	
0xC	- /	Power-on	0	0	0	0	0	0	0	0
	(PPWM1)	/RESET & WDT	0~	0	0	0	0	0	0	0
		Wake-up from Pin Change	P	Р	Р	Р	Р	Р	Ρ	Р
	$\langle \langle \rangle$	Bit Name	PWM3E	PWM2E	PWM1E					
	BANK2-RD	Power-on	0	0	0	0	0	0	0	0
0xD	(PWMCON)	RESET &WDT	0	0	0	0	0	0	0	0
	` ·	Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	RBit 7	RBit 6	RBit 5	RBit 4	RBit 3	RBit 2	RBit 1	RBit 0
	BANK2-RE	Power-on	0	0	0	0	0	0	0	0
0xE	(TBLP)	/RESET &WDT	0	0	0	0	0	0	0	0
	(122.)	Wake-up from Pin Change	Р	Р	Р	Р	Р	Ρ	Р	Р
0xF	BANK2-RF	Bit Name	MLB	0	0	0	RBit 11	RBit 10	RBit 9	RBit 8
	(TBHP)	Power-on	0	0	0	0	0	0	0	0
								r		1

0

0

0

0

0

Product Specification (V0.9) 02.29.2008 (This specification is subject to change without further notice)

/RESET &WDT 0



Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change Dit Name	P - U	INT 0 0 P - U P P	P TS 0 0 P - U P	P TE 0 0 P -	PSTE 0 0 P	P PST2 0 0	P PST1 0 0	PST0 0 0
Power-on /RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change	0 0 - U P P P	0 0 P - U P	0 0 P - U	0	0	0 0	0	0
/RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change	0 P - U P P	0 P - U P	0 P - U	0	0	0		
Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change	P - U P P	P - U P	P - U				0	0
Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change	- U P P	- U P	- U	P -	Р	_	1	<u> </u>
Power-on /RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change	P P	Р		-	1	Ρ	Р	Р
/RESET & WDT Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change	P P	Р			-	-	-	-
Wake-up from Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change	Р		Р	U	U	U	U	U
Pin Change Bit Name Power-on /RESET & WDT Wake-up from Pin Change	1	Р	1	Р	Р	P	Р	Р
Power-on /RESET & WDT Wake-up from Pin Change	PS3		Р	Р	Р	P	Р	Р
/RESET & WDT Wake-up from Pin Change		PS2	PS1	PS0	BS3	BS2	BS1	BS0
Wake-up from Pin Change	0	0	0	0	0	0	0	0
Pin Change	0	0	0	0	0	0	0	0
DHM	Р	Р	Р	P	Р	P	P	Р
Bit Name	-	-	-	-	- /			-
Power-on	0	0	0	0	0	0	0	0
/RESET & WDT	0	0	0 (	0	0 🚫	0	0	0
Wake-up from Pin Change	Jump to	address	0x08 or c	ontinue to	execute	next inst	ruction	-
Bit Name	-	-		T	P	Z	DC	С
Power-on	0	0	0	$\sqrt{1}$	1	U	U	U
/RESET & WDT	0	0	0	t	t	Р	Р	Р
Wake-up from Pin Change	Р	P	P	t	t	Р	Р	Р
Bit Name	-	-	RS5	RS4	RS3	RS2	RS1	RS0
Power-on	0	0	U	Ú	U	U	U	U
/RESET & WDT	0	0	R	Р	Р	Р	Р	Р
Wake-up from Pin Change	P	P	P	Р	Р	Р	Р	Р
Bit Name	P57	P56	P55	P54	P53	P52	P51	P50
Power-on	U	U	U	U	U	U	U	U
RESET & WDT	U	U	U	U	U	U	U	U
Wake-up from Pin Change	P	P	P	P	P	P	P	P
Bit Name	P67	P66	P65	P64	P63	P62	P61	P60
Power-on	U	U	U	U	U	U	U	U
RESET & WDT	U	U	U	U	U	U	U	U
Wake-up from Pin Change	P	P	P	P	P	P	P	P
Bit Name	P77	P76	P75	P74	P73	P72	P71	P70
Power-on	U	U	U U	U	U 13	U	U	U
/RESET & WDT	U	U	U	U	U	U	U	U
Wake-up from Pin Change	P	P	P	P	P	P	P	P
Bit Name	LVDEN	/LVD	NREN	-	_	  _	<u> </u>	P80
Power-on	U	U	U	U	- U	- U	U	U
<sup>3</sup> /RESET & WDT	U	U	U	U	U	U	U	U
	P	P	P	P	P	P	P	P
Wake-up from	VRFFS	CKR1	CKR0	ADRUN	ADIS3	ADIS2	ADIS1	ADIS0
Wake-up from Pin Change								0
Wake-up from Pin Change Bit Name	~		ľ	0		-	1	<u> </u>
•	Wake-up from Pin Change	Wake-up from Pin Change Bit Name VREFS	Wake-up from     P       Pin Change     VREFS       Bit Name     VREFS	Wake-up from     P     P       Pin Change     P     P       Bit Name     VREFS     CKR1       Power-on     0     0	Wake-up from Pin Change     P     P     P       Bit Name     VREFS     CKR1     CKR0     ADRUN       Power-on     0     0     0	Wake-up from Pin ChangePPPPBit NameVREFSCKR1CKR0ADRUNADIS3Power-on00000	Wake-up from Pin ChangePPPPPBit NameVREFSCKR1CKR0ADRUNADIS3ADIS2Power-on000000	Wake-up from Pin Change     P     P     P     P     P       Bit Name     VREFS     CKR1     CKR0     ADRUN     ADIS3     ADIS2     ADIS1

Product Specification (V0.9) 02.29.2008

(This specification is subject to change without further notice)



1				r		T	T		1	
		WDT								
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	CALI	SIGN	VOF[2]	VOF[1]	VOF[0]	ADPD	LVD1	LVD0
	BANK0-		0	0	0	0	0	0	1	1
0xA	RA (ADOC)	/RESET and WDT	0	0	0	0	0	0	1	1
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4
	BANK0-	Power-on	U	U	U	U	U	U	U	U
0xB	RB (ADDATA1H)	/RESET and WDT	U	U	U	U	U	U	U	U
		Wake-up from Pin Change	Р	Р	Р	Р	Р	P	P	Ρ
		Bit Name	ADE11	ADE10	ADE9	ADE8	AD3	AD2	AD1	AD0
	BANK0-	Power-on	0	0	0	0	U	U )	U	U
0xC	BANKU- RC (ADDATA1L)	/RESET and WDT	0	0	0	0	Ú		U	U
	(100/11/112)	Wake-up from Pin Change	Р	Р	Р	P	P	P	Р	Р
		Bit Name	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
		Power-on	0	0	0	0	0	0	0	0
0xD	BANK0- RD(AISR)	/RESET & WDT	0	0	0	0	0	0	0	0
	Wake-up from Pin Change	Р	Р	P	P	P	Р	Р	Р	
		Bit Name	"0"	LVDIF	LVDWE	ICWĘ	ADWE	ADE14	ADE13	ADE12
		Power-on	0	0	0	0	Õ	0	0	0
0xE	BANK0- RE(WUCR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	Р	P	P	P	Р	Р	Р	Р
		Bit Name	EX1IF	PWM3IF	PWM2IF	PWM1IF	ADIF	EX0IF	ICIF	TCIF
		Power-on	0	0	0	0	0	0	0	0
0xF	BANK0- RF(ISR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-up from Pin Change	P	P	Р	Р	Р	Р	Р	Р
	$\langle \rangle$	Bit Name	- /	-	-	-	-	-	-	-
		Power-on	Ŭ	U	U	U	U	U	U	U
0x10 ~ 0x1F	R10 ~ R1F	/RESET and WDT	P	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	-	-	-	-	-	-	-
$0x20 \sim NK3$	BANK0~BA	Power-on	U	U	U	U	U	U	U	U
	NK3 R20 ~ R3F	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TCC7	TCC6	TCC5	TCC4	TCC3	TCC2	TCC1	TCC0
	BANK3-	Power-on	0	0	0	0	0	0	0	0
0x01	R5(TCC)	/RESET & WDT	0	0	0	0	0	0	0	0
1.0(1.00)	Wake-up from Pin Change	Ρ	Ρ	Р	Р	Р	Ρ	Р	Р	



#### LEGEND: – : not used. U: unknown or don't care t: check "Reset Type" table in Section 7.5.2

P: previous value before reset

# 6.5 Interrupt

The EM78P349 has six interrupts as listed below:

- 1. TCC overflow interrupt
- 2. Port 6 Input Status Change Interrupt
- 3. External interrupt INT0, INT1
- 4. Analog to Digital conversion completed
- 5. When TIMER1/TIMER2/TIMER3 matches PRD1/PRD2/PRD3 respectively
- 6. Low voltage detector interrupt

Before the Port 6 Input Status Change Interrupt is enabled, reading Port 6 (e.g., "MOV R6, R6") is necessary. Each Port 6 pin will have this feature if its status changes. Port 6 Input Status Change Interrupt will wake up the EM78P349 from sleep mode if it is enabled prior to going into the sleep mode by executing SLEP. When wake-up occurs, the controller will continue to execute the succeeding program if the global interrupt is disabled. If enabled, it will branch out to the interrupt vector 008H.

The external interrupt has a built-in digital noise rejection circuit (if the input pulse is less than 8 system clock time, it is eliminated as noise). Edge selection is possible with /INT. Refer to the Word 1 Bits 8~7 (Section 6.13, Code Option Register (Word 1)) for digital noise rejection definition.


During the power source unstable situation, such like external power noise interference or EMS test condition, it will cause the power vibrate fiercely. At the time the Vdd is unsettled, it maybe below working voltage. When system supply voltage Vdd below the working voltage, the IC kernel must keep all register status automatically.

BANK0-RE and BANK0-RF are the interrupt status register that records the interrupt requests in the relative flags/bits. BANK1-RE and BANK1-RF are an interrupt mask register. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. When one of the interrupts (when enabled) occurs, the next instruction will be fetched from address 008H. Once into the interrupt service routine, the source of an interrupt can be determined by polling the flag bits in BANK0-RE and BANK0-RF. The interrupt flag bit must be cleared by instructions before leaving the interrupt service routine to avoid recursive interrupts.

The flag in the Interrupt Status Register (RF) is set as the corresponding mask bit is enabled. Note that the result of Bank 0-RF will be the logic AND of BANK 0-RF and



Bank 1-RF (refer to Fig. 11). The RETI instruction ends the interrupt routine and enables the global interrupt (the ENI execution)



# 6.6 Analog-To-Digital Converter (ADC)

The analog-to-digital circuitry consists of an 15-bit analog multiplexer; three control registers (AISR/RD, ADCON/R9, & ADOC/RA), three data registers (ADDATA1H/RB, & ADDATA1L/RC) and an ADC with 12-bit resolution as shown in the functional block diagram below. The analog reference voltage (Vref) and the analog ground are connected via separate input pins.

The ADC module utilizes successive approximation to convert the unknown analog signal into a digital value. The result is fed to the ADDATA1H and ADDATA1L. Input channels are selected by the analog input multiplexer via the ADCON register Bits.




Fig. 12 Analog-to-Digital Conversion Functional Block Diagram

# 6.6.1 ADC Control Register (ADCON/R9, ADOC/RA, AISR/RD)

		-			$\sim \sim$	-		
Bit	7	6	5	4	3	2	1	0
Bank0-R9	VREFS	CKR1	CKR0	ADRUN	ADIS3	ADIS2	ADIS1	ADIS0
Bank0-RA	CALI	SIGN	VOF[2]	VOF[1]	VOF[0]	ADPD	LVD1	LVD0
Bank0-RB	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4
Bank0-RC	ADE11	ADE10	ADE9	ADE8	AD3	AD2	AD1	AD0
Bank0-RD	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0
Bank0-RE			$\searrow$		ADWE	ADE14	ADE13	ADE12
Bank0-RF	$\rightarrow$				ADIF			
Bank1-RF	$\langle \rangle$				ADIE			

6.6.1.1 Bank-R9 (ADCON: ADC Control Register)

# 6.6.2 ADC Data Register (ADDATA1H/RB,ADDATA1L/RC)

When the AD conversion is completed, the result is loaded to the ADDATA1H and ADDATA1L registers. The ADRUN bit is cleared, and the ADIF is set.

# 6.6.3 ADC Sampling Time

The accuracy, linearity, and speed of the successive approximation of AD converter are dependent on the properties of the ADC and the comparator. The source impedance and the internal sampling impedance directly affect the time required to charge the sample holding capacitor. The application program controls the length of the sample time to meet the specified accuracy. Generally speaking, the program should wait for  $2\mu$ s for each K $\Omega$  of the analog source impedance and at least  $2\mu$ s for the low-impedance source. The maximum recommended impedance for analog source is



10K $\Omega$  at Vdd=5V. After the analog input channel is selected, this acquisition time must be done before the conversion is started.

### 6.6.4 ADC Conversion Time

CKR1 and CKR0 select the conversion time (Tct), in terms of instruction cycles. This allows the MCU to run at the maximum frequency without sacrificing the AD conversion accuracy. For the EM78P349, the conversion time per bit is about  $4\mu$ s. The table below shows the relationship between Tct and the maximum operating frequencies.

CKR1:CKR0	Operation Mode	Max. Operation Frequency	Max. Conversion Rate/Bit	Max. Conversion Rate
00	Fosc/16	4MHz	250KHz (4us)	15*4us=60us(16.7KHz)
01	Fosc/4	1MHz	250KHz (4us)	15*4us=60us(16.7KHz)
10	Fosc/64	16MHz	250KHz( 4us)	15*4us=60us(16.7KHz)
11	Fosc/8	2MHz	250KHz( 4us)	15*4us=60us(16.7KHz)

NOTE

- If AD input Pins are not used as an analog input pin, they can be used as regular input or output pin.
- "Sleep" instruction following immediately action of set ADRUN can let result of AD conversion precisely.

# 6.6.5 ADC Operation during Sleep Mode

In order to obtain a more accurate ADC value and reduce power consumption, the AD conversion remains operational during sleep mode. As the SLEP instruction is executed, all the MCU operations will stop except for the Oscillator, TCC, TIMER1, TIMER2, TIMER3, and AD conversion.

The AD Conversion is considered completed as determined by:

1. ADRUN bit of R9 register is cleared ("0" value)

2. Wake-up from AD conversion (where it remains in operation during sleep mode)

The results are fed into the ADDATA1H, and ADDATA1L registers when the conversion is completed. If the ADWE is enabled, the device will wake up. Otherwise, the AD conversion will be shut off, no matter what the status of ADPD bit is.

#### 6.6.6 Programming Process/Considerations

#### 6.6.6.1 Programming Process



Follow these steps to obtain data from the ADC:

- Write to the eight bits (ADE14~ADE12) on the bank-RE (ADE11~ADE8) on the bank-RC and bank-RD (AISR) register to define the characteristics of bank-R6 (digital I/O, analog channels, or voltage reference pin)
- 2. Write to the BANK0-R9/ADCON register to configure AD module:
  - a) Select ADC input channel (ADIS3:ADIS0)
  - b) Define AD conversion clock rate ( CKR1:CKR0 )
  - c) Select the VREFS input source of the ADC
  - d) Set the ADPD bit to 1 to begin sampling
- 3. Set the ADWE bit, if the wake-up function is employed
- 4. Set the ADIE bit, if the interrupt function is employed
- Write "ENI" instruction, if the interrupt function is employed Set the ADRUN bit to 1

Write "SLEP" instruction or Polling.

- 8. Wait for wake-up or for ADRUN bit to be cleared ("0" value)
- 9. Read the ADDATA1H and ADDATA1L conversion data registers. If ADC input channel changes at this time, the ADDATA1H, and ADDATA1L values can be cleared to '0'.
- 10. Clear the interrupt flag bit (ADIF).
- 11. For next conversion, go to Step 1 or Step 2 as required. At least 2 Tct is required before the next acquisition starts.

#### NOTE

 In order to obtain accurate values, it is necessary to avoid any data transition on I/O pins during AD conversion

#### 6.6.6.2 Sample Demo Programs

#### A. Define a General Registers

 $R_0 == 0$ ; Indirect addressing register

PSW == 3; Status register

PORT5 == 5

PORT6 == 6

RE== 0XE ; Wake-up control resister

RF== 0XF; Interrupt status register

#### B. Define a Control Register

BANK1-R5 == 0X5; Control Register of Port 5

BANK1-R6 == 0X6; Control Register of Port 6



```
BANK1-R6 == 0X7; Control Register of Port 7
BANK1-R6 == 0X8; Control Register of Port 8
BANK1-RF== 0XF; Interrupt Control Register
C. ADC Control Register
ADDATAH == 0xB; The contents (AD11~4) are the results of ADC
ADDATAL == 0xC; The contents (AD3~0) are the results of ADC
AISRL == 0x0D; ADC Input select register (ADE7~0)
AISRH == 0x0C; ADC Input select register (ADE11~8)
ADOC == 0x0A
ADCON == 0x9; 7
                   6 5 4
                               3 2
                                      1
                                          0
; VREFS CKR1 CKR0 ADRUN ADIS3 ADIS2 ADIS1 ADIS0
D. Define Bits ADRUN and ADPD
ADRUN == 0x4; ADC is executed as the bit is set
ADPD == 0x2; Power Mode of ADC
E. Program Starts
ORG 0; Initial address
JMP INITIAL;
ORG 0x08; Interrupt vector
;(User program section)
CLR RF; To clear the ADIF bit
BS ADCON, ADRUN; To start to execute the next AD conversion if necessary
RETI
INITIAL:
BANK 0
MOV A,@0B0000001; To define P60 as an analog input
MOV AISR,A
BS RA, ADPD
                 ; AD power on
MOV A,@0B0000000
MOV ADCON, A; and set clock rate at fosc/16
En ADC:
BANK 1
MOV A, @0BXXXXXX1; To define P60 as an input pin, and the others
```



MOV PORT6,A; are dependent on applications

BANK 0

MOV A, @0BXXXX1XXX; Enable the ADWE wake-up function of ADC, "X" by application

MOV RE,A

BANK 1

MOV A, @0BXXXX1XXX; Enable the ADIE interrupt function of ADC, "X" by application

MOV BANK1-RF,A

ENI; Enable the interrupt function

BANK 0

BS ADCON, ADRUN; Start to run the ADC

; If the interrupt function is employed, the following three lines may be ignored

POLLING:

;

JBC ADCON, ADRUN; To check the ADRUN bit continuously; JMP POLLING; ADRUN bit will be reset as the AD conversion is completed

;(User program section)



# 6.7 Three Sets of PWM (Pulse Width Modulation)

## 6.7.1 Overview

In PWM mode, PWM1, PWM2, and PWM3 pins produce up to a 10-bit resolution PWM output (see. the functional block diagram below). A PWM output consisted of a time period and a duty cycle, and it keeps the output high. The baud rate of the PWM is the inverse of the time period. Fig. 13 (*PWM Output Timing*) depicts the relationships between a time period and a duty cycle.




Fig.13 The Three PWMs Functional Block Diagram



# 6.7.2 Increment Timer Counter (TMRX: TMR1H/TWR1L, TMR2H/TWR2L, or TMR3H/TWR3L)

TMRX are ten-bit clock counters with programmable prescalers. They are designed for the PWM module as baud rate clock generators. If employed, they can be turned off for power saving by setting the T1EN bit [BANK1-RA<3>], T2EN bit [BANK1-R9<6>]. or T3EN bit [BANK1-R9<7>] to 0.

TMR1, TMR2 and TMR3 is internal design can't read.

# 6.7.3 PWM Time Period (PRDX : PRD1 or PRD2 or PRD3)

The PWM period is 10bit resolution. The PWM time period is defined by writing to the PRDX register. When TMRX is equal to PRDX, the following events occur on the next increment cycle:

- TMRX is cleared
- The PWMX pin is set to 1
- The PWM duty cycle is latched from DT1/DT2/DT3 to DL1/DL2/DL3

**NOTE** The PWM output will not be set, if the duty cycle is 0

■ The PWMXIF pin is set to 1

The following formula describes how to calculate the PWM time period: PERIOD = (PRDX + 1) \* (1/Fosc) \* CLKS/2 \* (TMRX prescale value )

Example:

```
PRDX=49; Fosc=4MHz; CLKS bit of Code Option Register =0 (2 oscillator periods); TMRX(0,0,0)=1:1,
```

```
then PERIOD=(49 + 1) * (1/4M) * 2/2 * 1=12.5us
```



# 6.7.4 PWM Duty Cycle(DTX: DT1H/ DT1L, DT2H/ DT2L and DT3H/DT3L; DLX: DL1H/DL1L, DL2H/DL2L and DL3H/DL3L )

The PWM duty cycle is defined by writing to the DTX register, and is latched from DTX to DLX while TMRX is cleared. When DLX is equal to TMRX, the PWMX pin is cleared. DTX can be loaded anytime. However, it cannot be latched into DLX until the current value of DLX is equal to TMRX.

The following formula describes how to calculate the PWM duty cycle: Duty Cycle = (DTX) \* (1/Fosc) \* CLKS/2 \* (TMRX prescale value)

Example:

DTX=10; Fosc=4MHz; CLKS bit of Code Option Register =0 (2 oscillator periods); TMRX(0,0,0)=1:1, then Duty Cycle=10 \* (1/4M) \* 2/2 \* 2 =2.5us

# 6.7.4 Comparator X

Changing the output status while a match occurs, will set the TMRXIF flag at the same time.

## 6.7.5 PWM Programming Process/Steps

- 1. load the PWM duty cycle to DT.
- 2. load the PWM time period to PRD
- 3. Enable interrupt function by writing bank1-RF, if required.
- 4. load a desired value of timer prescaler and enable timer and PWM

# 6.8 Timer


# 6.8.1 Overview

Timer1 (TMR1), Timer2 (TMR2), and Timer3 (TMR3) (TMRX) are 10-bit up-counters with programmable prescalers. They are designed for the PWM module as baud rate clock generators. TMRX can be read only. The TIMER1, TIMER2, and TIMER3 will stop running when sleep mode occurs with AD conversion not running. However, if AD conversion is running when sleep mode occurs, the TIMER1, TIMER2 and TIMER3 will keep on running.



# 6.8.2 Function Description

The following figure shows the TMRX block diagram followed by descriptions of its signals and blocks:



Fosc: Input clock.

- Prescaler (T1P2, T1P1 and T1P0 / T2P2, T2P1 and T2P0 / T3P2, T3P1 and T3P0): The options 1:1, 1:2, 1:4, 1:8, 1:16,, 1:64, 1:128, and 1:256 are defined by TMRX. It is cleared when any type of reset occurs.
- **TMR1X (TMR1H/TWR1L):** Timer1 X register; TMRX is increased until it matches with PRDX, and then is reset to 1 (default valve).



#### PRDX (PRD1, PRD2 and PRD3):

PWM time period register.

#### ComparatorX:

Reset TMRX while a match occurs. The TMRXIF flag is set at the same time.

#### 6.8.3 Programming the Related Registers

When defining TMRX, refer to the related registers of its operation as shown in the table below. It must be noted that the PWMX bits must be disabled if their related TMRXs are employed. That is, Bit  $7 \sim$  Bit 5 of the PWMCON register must be set to '0'.

			<u> </u>					X /	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0A	BANK2-RA					T1EN	T1P2	T1P1	T1P0
0x09	BANK1-R9	T3EN	T2EN	T3P2	T3P1	T3P0	T2P2	T2P1	T2P0
0x0F	BANK0-RF		PWM3I F	PWM2I	PWM1I F				
0x0F	BANK1-RF		PWM3I E	PWM2I E	PWM11 E	$\bigvee$			

#### 6.9.3.1 Related Control Registers of TMR1, TMR2, and TMR3

#### 6.8.4 Timer Programming Process/Steps

- 1. Load PRDX with the TIMER duration
- 2. Enable interrupt function by writing BANK1-RF, if required
- 3. Load a desired a TMRX prescaler value and enable TMRX and disable PWMX

# 6.9 Oscillator

#### 6.9.1 Oscillator Modes


The EM78P349 can be operated in four different oscillator modes, such as High XTAL oscillator mode (HXT), Low XTAL oscillator mode (LXT), External RC oscillator mode (ERC), and RC oscillator mode with Internal RC oscillator mode (IRC). You can select one of them by programming the OSC2, OCS1, and OSC0 in the CODE Option register.

The Oscillator modes defined by OSC2, OCS1, and OSC0 are described below.

Oscillator Modes	OSC2	OSC1	OSC0
ERC <sup>1</sup> (External RC oscillator mode); P52/OSCO acts as P52	0	0	0
ERC <sup>1</sup> (External RC oscillator mode); P52/OSCO acts as OSCO	0	0	1
IRC <sup>2</sup> (Internal RC oscillator mode); P52/OSCO acts as P52	0	1	0
IRC <sup>2</sup> (Internal RC oscillator mode); P52/OSCO acts as OSCO	0	1	1
LXT <sup>3</sup> (Low XTAL oscillator mode)	1	1	0
HXT <sup>3</sup> High XTAL oscillator mode) (default)	1	1	1



- <sup>1</sup> Under ERC mode, OSCI is used as oscillator pin. OSCO/P52 is defined by code option WORD0 Bit6 ~ Bit4.
- <sup>2</sup> Under IRC mode, P53 is normal I/O pin. OSCO/P52 is defined by code option WORD0 Bit6 ~ Bit4.
- <sup>3</sup> Under LXT and HXT modes; OSCI and OSCO are used as oscillator pins. These pins cannot and should not be defined as normal I/O pins.



The maximum operating frequency limit of crystal/resonator at different VDDs, are as follows:

Conditions	VDD	Max. Freq. (MHz)	
	2.3	4	
Two clocks	3.0	8	$\sim$
	5.0	20	

# 6.9.2 Crystal Oscillator/Ceramic Resonators (XTAL)

EM78P349 can be driven by an external clock signal through the OSCI pin as illustrated below.





Fig. 16 External Clock Input Circuit

In the most applications, Pin OSCI and Pin OSCO can be connected with a crystal or ceramic resonator to generate oscillation. Fig.17 below depicts such circuit. The same applies to the HXT mode and the LXT mode.





The following table provides the recommended values for C1 and C2. Since each resonator has its own attribute, you should refer to the resonator specifications for



appropriate values of C1 and C2. RS, a serial resistor, may be required for AT strip cut crystal or low frequency mode.

Oscillator Type	Frequency Mode	Frequency	C1(pF)	C2(pF)
		455 kHz	100~150	100~150
Ceramic Resonators	HXT	2.0 MHz	20~40	20~40
		4.0 MHz	10~30	10~30
		32.768kHz	25	15
	LXT	100KHz	25	25
		200KHz	25	25
Crystal Oscillator		455KHz	20~40	20~150
	НХТ	1.0MHz	15~30	15~30
		2.0MHz	15	15
		4.0MHz	15	<sup>~</sup> 15

Capacitor selection guide for crystal oscillator or ceramic resonators:

#### 6.9.3 External RC Oscillator Mode

For some applications that do not require precise timing calculation, the RC oscillator (Fig. 18 right) could offer you with effective cost savings. Nevertheless, it should be noted that the frequency of the RC oscillator is influenced by the supply voltage, the values of the resistor (Rext), the capacitor (Cext), and even by the operation temperature. Moreover, the frequency also changes slightly from one chip to another due to the manufacturing process variation.




Fig. 18 External RC Oscillator Mode Circuit

In order to maintain a stable system frequency, the values of the Cext should be no less than 20pF, and that the value of Rext should be no greater than  $1M\Omega$ . If the frequency cannot be kept within this range, the frequency can be affected easily by noise, humidity, and leakage.

The smaller the Rext in the RC oscillator is, the faster its frequency will be. On the contrary, for very low Rext values, for instance, 1 K $\Omega$ , the oscillator will become unstable because the NMOS cannot discharge the capacitance current correctly.

Based on the above reasons, it must be kept in mind that all supply voltage, the operation temperature, the components of the RC oscillator, the package types, and the way the PCB is layout, have certain effect on the system frequency.



The RC Oscillator frequencies:

Cext	Rext	Average Fosc 5V,25°C	Average Fosc 3V,25°C
	3.3k	3.5 MHz	3.2 MHz
20 pF	5.1k	2.5 MHz	2.3 MHz
20 pi	10k	1.30 MHz	1.25 MHz
	100k	140 KHz	140 KHz
	3.3k	1.27 MHz	1.21 MHz
100 pF	5.1k	850 KHz	820 KHz
100 pr	10k	450 KHz	450 KHz
	100k	48 KHz	50 KHz
	3.3k	560 KHz	540 KHz
300 pF	5.1k	370 KHz	360 KHz
500 pr	10k	196 KHz	192 KHz
	100k	20 KHz	20 KHz

NOTE: 1. Measured on DIP packages.

2. Design reference only

3. The frequency drift is about ±30%

# 6.9.4 Internal RC Oscillator Mode

EM78P349 offers a versatile internal RC mode with default frequency value of 4MHz. Internal RC oscillator mode has other frequencies (1MHz, 8MHz, and 455KHz) that can be set by CODE OPTION (WORD1), RCM1, and RCM0. Table below describes the EM78P349 internal RC drift with the variation of voltage, temperature, and process.

Internal	Drift Rate						
RC Frequency	Temperature (-40℃~+85℃)	Voltage (2.3V~5.5V)	Process	Total			
4MHz	±5%	±5%	±4%	±14%			
8MHz	±5%	±5%	±4%	±14%			
1MHz	±5%	±5%	±4%	±14%			
455kHz	±5%	±5%	±4%	±14%			

Theoretical values are for reference only. Actual values may vary depending on actual process.


# 6.10 Power-on Considerations

Any microcontroller is not warranted to start operating properly before the power supply stabilizes in steady state. EM78P349 is equipped with Power On Voltage Detector (POVD) with detection level range of 1.7V to 1.9V. The circuitry eliminates the extra external reset circuit. It will work well if Vdd rises quickly enough (50 ms or less). However, under critical applications, extra devices are still required to assist in solving power-on problems.



### 6.10.1 External Power-on Reset Circuit

The circuit shown in the following figure implements an external RC to produce a reset pulse. The pulse width (time constant) should be kept long enough to allow Vdd to reach the minimum operating voltage. This circuit is used when the power supply has a slow power rise time. Because



the current leakage from the /RESET pin is about  $\pm 5\mu$ A, it is recommended that R should not be great than 40 K. This way, the voltage at Pin /RESET is held below 0.2V. The diode (D) acts as a short circuit at power-down. The "C" capacitor is discharged rapidly and fully. Rin, the current-limited resistor, prevents high current discharge or ESD (electrostatic discharge) from flowing into Pin /RESET.

# 6.10.2 Residual Voltage Protection

When the battery is replaced, device power (Vdd) is removed but residual voltage remains. The residual voltage may trips below Vdd minimum, but not to zero. This condition may cause a poor power on reset. Fig. 20 and Fig. 21 show how to create a protection circuit against residual voltage.




Fig. 20 Residual Voltage Protection Circuit 1






Fig. 21 Residual Voltage Protection Circuit 2

# 6.11 Low Voltage Detector

During the power source unstable situation, such like external power noise interference or EMS test condition, it will cause the power vibrate fierce. At the time the Vdd is unsettled, it maybe below working voltage. When system supply voltage Vdd below the working voltage, the IC kernel must keep all register status automatically.

# 6.11.1 Low Voltage Reset

LVR property is setting at code option Word 0, Bit 10,9 detail operation mode as following :

					١	NORD	)					
Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		LVR1	LVR0	CLKS	ENWDTB	OSC2	OSC1	OSC0				

Bits 10~9 (LVR1 ~ LVR0): Low Voltage Reset enable bits.

LVR1,LVR0	VDD Reset level
11	NA
10	2.5V
01	3.0V
00	4.0V

# 6.11.2 Low Voltage Detector

LVD property is setting at Register RA,RE detail operation mode as following :

0.11.2.1								
Bit	7	6	5	4	3	2	1	0
SYMBOL	CALI	SIGN	VOF[2]	VOF[1]	VOF[0]	LVDEN	LVD1	LVD0
*Init_Value	0	0	0	0	0	0	1	1

#### 6.11.2.1 BNAK0-RA (ADOC: ADC Offset Calibration Register)



\*Init\_Value: Initial value at power on reset

LVDEN <ra, 2=""></ra,>	LVD1, LVD0 <ra, 0="" 1,=""></ra,>	LVD Voltage Interrupt Level	LVDIF
1	11	2.2V	1*
1	10	3.3V	1*
1	01	4.0V	1*
1	00	4.5V	1*
0	XX	NA	0
	* 163.6.1.1		

#### Bit 1~0 (LVD1:0): Low Voltage Detector level bits.

\* If Vdd has crossover at LVD voltage interrupt level as Vdd changes, LVDIF =1.

#### 6.11.2.2 BANK0-R8(PORT 8)

7	6	5	4	3	2	1	0

Bit 7 (LVDEN): Low Voltage Detector ENable bits

0 = Low voltage detector disable

1 = Low voltage detector enable

**Bit 6 (/LVD):** Low voltage Detector state. This is a read only bit. When the VDD pin voltage is lower than LVD voltage interrupt level (selected by LVD1 and LVD0), this bit will be cleared.

0: The low voltage is detected.

1: The low voltage is not detected or LVD function is disabled.

#### 6.11.2.3 BANK0-RE (WUCR: Wake- Up Control Register)

/	Bit	7	6	5	4	3	2	1	0
$\sim$	SYMBOL		LVDIF	LVDWE	ICWE	ADWE			
	*Init_Value	0	0	0	0	0	0	0	0

\*Init\_Value: Initial value at power on reset

#### NOTE

- BANK0-RE <6> "1" means interrupt request; "0" means no interrupt occurs
- BANK0-RE <6>can be cleared by instruction but cannot be set.
- BANK1-RE <6> is the interrupt mask register.
- Reading BANK0-RE <6> will result to "logic AND" of BANK0-RE <6> and BANK1-RE <6>.

Bit 6 (LVDIF): Low Voltage Detector interrupt flag.

LVDIF reset to "0" by software or hardware.



LVDEN <ra, 2=""></ra,>	LVD1, LVD0 <ra, 0="" 1,=""></ra,>	LVD Voltage Interrupt Level	LVDIF
1	11	2.2V	1*
1	10	3.3V	1*
1	01	4.0V	1*
1	00	4.5V	1*
0	XX	NA	0

\* If Vdd has crossover at LVD voltage interrupt level as Vdd changes, LVDIF =1.

#### Bit 5 (LVDWE): Low Voltage Detect wake-up enable bit.

0 = Disable Low Voltage Detect wake-up.

1 = Enable Low Voltage Detect wake-up.

When the Low Voltage Detect is used to enter interrupt vector or to wake-up IC from sleep with Low Voltage Detect running, the LVDWE bit must be set to "Enable".

#### 6.11.2.4 BANK1-RE(WDT Control Register)

7	6	5	4	3	2	1	0
WDTE	LVDIE	PSWE	PSW2	PSW1	PSW0		

Bit 6 (LVDIE): Low voltage Detector interrupt enable bit.

0 = Disable Low voltage Detector interrupt.

1 = Enable Low voltage Detector interrupt.

When the detect low level voltage to enter interrupt vector or enter next instruction, the LVDIE bit must be set to "Enable".

#### 6.11.3 Programming Process

Follow these steps to obtain data from the LVD:

- 1. Write to the two bits (LVD1: LVD0) on the bank0-RA register to define the LVD level.
- 2. Set the LVDWE bit, if the wake-up function is employed.
- 3. Set the LVDIE bit, if the interrupt function is employed.
- 4. Write "ENI" instruction, if the interrupt function is employed
- 5. Set LVDEN bit to 1,
- 6. Write "SLEP" instruction or Polling /LVD bit.
- 7. Clear the interrupt flag bit (LVDIF) when Low Voltage Detector is occurred.

The internal LVD module is using internal circuit. When LVDEN is set to "1", LVD module is enabled.



During the sleep mode at LVDWE=1, the LVD module continues to operate. If the device voltage drop slowly and crosses the detect point. The LVDIF bit will be set and the device will wake-up from Sleep mode. The LVD interrupt flag still set as the prior status.

When system reset, the LVD flag will be clear.

When Vdd drop from high to low at VLVD, LVDIF is set to "1". When Vdd rises from low to high at VLVD, LVDIF is set to "1". If global ENI enable and LVDIF = "1", program counter will jump to interrupt vector. The LVD interrupt flag clear to "0" by software.

When Vdd drop below VRESET and less than 80us, system will keep all the register status and system halt but oscillation active. When Vdd drop below VRESET and more than 80us, system will occur RESET, and the following actions refer the section 6.4.1 RESET description.

# 6.12 Code Option

EM78P349 has two CODE option words and one Customer ID word that are not a part of the normal program memory.

Word 0	Word1	Word 2		
Bit12 ~ Bit0	Bit12 ~ Bit0	Bit12 ~ Bit0		

#### 6.12.1 Code Option Register (Word 0)

						WORD	0					
Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
_	_	LVR1	LVR0	CLKS	NWDTB	OSC2	OSC1	OSC0	HLP	PR2	PR1	PR0

Bits 10~9 (LVR1 ~ LVR0): Low Voltage Reset enable bits.

LVR1,LVR0	VDD Reset level
11	NA
10	2.5V
01	3.0V
00	4.0V

0 = two oscillator time periods

1 = four oscillator time periods (default)

Refer to the Section 6.15 for Instruction Set





#### Bit 7 (ENWDTB): Watchdog timer enable bit

- 0 = Enable
- 1 = Disable (default)

#### Bit 6, 5 & 4 (OSC2, OSC1 & OSC0): Oscillator Modes Selection bits

Oscillator Modes	OSC2	OSC1	OSC0
ERC <sup>1</sup> (External RC oscillator mode); P52/OSCO acts as P52	0	0	0
ERC <sup>1</sup> (External RC oscillator mode); P52/OSCO acts as OSCO	0	0	1
IRC <sup>2</sup> (Internal RC oscillator mode); P52/OSCO acts as P52	0	1	0
IRC <sup>2</sup> (Internal RC oscillator mode); P52/OSCO acts as OSCO	0	1	1
LXT <sup>3</sup> (Low XTAL oscillator mode)	1		0
HXT <sup>3</sup> High XTAL oscillator mode) (default)		Ţ	1

<sup>1</sup> Under ERC mode, OSCI is used as oscillator pin. OSCO/P52 is defined by code option WORD0 Bit6 ~ Bit4.

<sup>2</sup> Under IRC mode, P53 is normal I/O pin. OSCO/P52 is defined by code option WORD0 Bit6 ~ Bit4.

<sup>3</sup> Under LXT and HXT modes; OSCI and OSCO are used as oscillator pins. These pins cannot and should not be defined as normal I/O pins.

	NOTE
The transient p	point of the system frequency between HXT and LXY is around 400kHz.
Bit 3 (HLP):	Power consumption selection

**0** = Low power consumption, applies to working frequency at 4MHz or below 4MHz

**1** = High power consumption, applies to working frequency above 4MHz

Bit 2~0 (PR2 ~ PR0): are protect bits. Each protect status is as follows:

PR2	PR1	PR0	Protect
	0	0	Enable
	1	1	Disable

6.12.2 Code Option Register (Word 1)

WORD 1												
Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	_	LPBW	RCOUT	NRHL	NRE		C3	C2	C1	C0	RCM1	RCM0

NOTE	
The noise rejection function is turned off under the LXT and sleep mode.	

Bit10 (LPBW): low pass filter bandwidth



	<b>0</b> = 20MHz working frequency at 5V
	8MHz working frequency at 3V
	1 = 8MHz working frequency at 5V
	4MHz working frequency at 3V
Bit 9 (RCOUT): Sy	stem clock output enable bit in IRC or ERC mode
	0 = OSCO pin is open drain
	1 = OSCO output system clock (default)
Bit 8 (NRHL): trigger	Noise rejection high/low pulses define bit. INT pin is falling edge
	0 = Pulses equal to 8/fc [s] is regarded as signal.
	1 = Pulses equal to 32/fc [s] is regarded as signal.
	(default)
Bit 7 (NRE):	Noise rejection enable
	0 = disable noise rejection
	1 = enable noise rejection (default). However under Low XTAL
	oscillator (LXT) mode, the noise rejection circuit always
	disabled.

Bits 5, 4, 3 & Bit2 ( C3, C2, C1, & C0 ): Calibrator of internal RC mode. These bits must always be set to "1" only (auto calibration)

$\langle \rangle \rangle$			
	RCM 1	RCM 0	Frequency(MHz)
$\langle \frown \rangle \setminus \langle \frown \rangle$	1	1	4
$\langle \rangle \rangle$	1	0	8
	0	1	1
$\langle \rangle$	0	0	455kHz

Bit 1 & Bit 0 (RCM1 & RCM0): RC mode selection bits

6.12.3	Customer	ID Register	(Word 2)
--------	----------	-------------	----------

WORD 2												
Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

Bit 12 ~ 0 : Customer's ID code



# 6.13 Instruction Set

Each instruction in the instruction set is a 13-bit word divided into an OP code and one or more operands. Normally, all instructions are executed within one single instruction cycle (one instruction consists of 2 oscillator time periods), unless the program counter is changed by instructions "MOV R2,A," "ADD R2,A," or by instructions of arithmetic or logic operation on R2 (e.g., "SUB R2,A," "BS(C) R2,6," "CLR R2," etc.). In this case, these instructions need one or two instruction cycles as determined by Code Option Register CYES bit.

In addition, the instruction set has the following features:

- 1. Every bit of any register can be set, cleared, or tested directly.
- 2. The I/O registers can be regarded as general registers. That is, the same instruction can operate on I/O registers.

The symbol "R" represents a register designator that specifies which one of the registers (including operational registers and general-purpose registers) is to be utilized by the instruction. The symbol "b" represents a bit field designator that selects the value for the bit located in the register "R" that is affected by the operation. The symbol "k" represents an 8 or 10-bit constant or literal value.



The following are the list of the EM78P349 instruction set

Binary Instruction	HEX	Mnemonic	Operation	Status Affected
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	С
0 0000 0000 0010	0002	CONTW	$A \rightarrow CONT$	None
0 0000 0000 0011	0003	SLEP	$0 \rightarrow WDT$ , Stop oscillator	T, P
0 0000 0000 0100	0004	WDTC	$0 \rightarrow WDT$	T, P
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] $\rightarrow$ PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] $\rightarrow$ PC, Enable Interrupt	None
0 0000 0001 0100	0014	CONTR		None
0 0000 01rr rrrr	00rr	MOV R,A	$A \rightarrow R$	None
0 0000 1000 0000	0080	CLRA	$A \leftarrow 0$	Z
0 0000 11rr rrrr	00rr	CLR R	$0 \rightarrow R$	Z
0 0001 00rr rrrr	01rr	SUB A,R	R-A→A	Z,C, DC
0 0001 01rr rrrr	01rr	SUB R,A	$R \rightarrow R$	Z,C, DC
0 0001 10rr rrrr	01rr	DECA R	R-1→A	Z
0 0001 11rr rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z
0 0010 00rr rrrr	02rr	OR A,R	$A \lor VR \rightarrow A$	Z
0 0010 01rr rrrr	02rr	OR R,A	$A \lor VR \rightarrow R$	Z
0 0010 10rr rrrr	02rr	AND A,R	A & R $\rightarrow$ A	Z
0 0010 11rr mrr	02rr	AND R,A	A & R $\rightarrow$ R	Z
0 0011 00rr rrrr	03rr	XOR A,R	$A \oplus R \to A$	Z
0 0011 01rr rrrr	03rr	XOR R,A	$A \oplus R \to R$	Z
0 0011 10rr rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z, C, DC
0 0011 11rr rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z, C, DC
0 0100 00rr rrrr	04rr	MOV A,R	$R \rightarrow A$	Z
0 0100 01rr rrrr	04rr	MOV R,R	$R \rightarrow R$	Z
0 0100 10rr rrrr	04rr	COMA R	$/R \rightarrow A$	Z
0 0100 11rr rrrr	04rr	COM R	$/R \rightarrow R$	Z
0 0101 00rr rrrr	05rr	INCA R	$R+1 \rightarrow A$	Z
0 0101 01rr rrrr	05rr	INC R	$R+1 \rightarrow R$	Z
0 0101 10rr rrrr	05rr	DJZA R	$R-1 \rightarrow A$ , skip if zero	None
0 0101 11rr rrrr	05rr	DJZ R	$R-1 \rightarrow R$ , skip if zero	None
0 0110 00rr rrrr	06rr	RRCA R	$R(n) \to A(n\text{-}1),  R(0) \to C,  C \to A(7)$	С
0 0110 01rr rrrr	06rr	RRC R	$R(n) \rightarrow R(n-1), R(0) \rightarrow C, C \rightarrow R(7)$	С
0 0110 10rr rrrr	06rr	RLCA R	$R(n) \rightarrow A(n+1), R(7) \rightarrow C, C \rightarrow A(0)$	С
0 0110 11rr rrrr	06rr	RLC R	$R(n) \rightarrow R(n+1), R(7) \rightarrow C, C \rightarrow R(0)$	С

Product Specification (V0.9) 02.29.2008 (This specification is subject to change without further notice)



Binary Instruction	HEX	Mnemonic	Operation	Status Affected
0 0111 00rr rrrr	07rr	SWAPA R	$R(0-3) \rightarrow A(4-7), R(4-7) \rightarrow A(0-3)$	None
0 0111 01rr rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None
0 0111 10rr rrrr	07rr	JZA R	$R+1 \rightarrow A$ , skip if zero	None
0 0111 11rr rrrr	07rr	JZ R	$R+1 \rightarrow R$ , skip if zero	None
0 100b bbrr rrrr	0xxx	BC R,b	$0 \rightarrow R(b)$	None <sup>1</sup>
0 101b bbrr rrrr	0xxx	BS R,b	$1 \rightarrow R(b)$	None <sup>2</sup>
0 110b bbrr rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0 111b bbrr rrrr	0xxx	JBS R,b	if R(b)=1, skip	None
1 00kk kkkk kkkk	1kkk	CALL k	PC+1 $\rightarrow$ SP, (lower 10 bits of k ) $\rightarrow$ PC	None
1 01kk kkkk kkkk	1kkk	JMP k	(lower 10 bits of k) $\rightarrow$ PC	None
1 1000 kkkk kkkk	18kk	MOV A,k	$k \rightarrow A$	None
1 1001 kkkk kkkk	19kk	OR A,k	$A \lor k \rightarrow A$	Z
1 1010 kkkk kkkk	1Akk	AND A,k	$A \& k \rightarrow A$	Z
1 1011 kkkk kkkk	1Bkk	XOR A,k	$A \oplus k \to A$	Z
1 1100 kkkk kkkk	1Ckk	RETLK	$k \rightarrow A$ , [Top of Stack] $\rightarrow PC$	None
1 1101 kkkk kkkk	1Dkk	SUB A,k	$k - A \rightarrow A$	Z,C,DC
1 1110 1001 kkkk	1E9k	BANK k	$k \rightarrow R1(1:0)$	None
1 1110 1010 kkkk k kkkk kkkk kkkk	1EAk	LCALL k	Next instruction: k kkkk kkkk kkkk; PC+1 $\rightarrow$ [SP], k $\rightarrow$ PC	None
1 1110 1011 kkkk k kkkk kkkk kkkk	1EBk	LJMP-k	Next instruction: k kkkk kkkk kkkk; $^{\text{kkkk}}$ kkkk; $^{\text{kkkk}}$	None
1 1111 kkkk kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z, C, DC

Note: <sup>1</sup> This instruction is not recommended for RF operation

<sup>2</sup> This instruction cannot operate under RF.

#### Absolute Maximum Ratings 7

Items		Rating	
Temperature under bias	-40°C	to	85°C

Product Specification (V0.9) 02.29.2008 (This specification is subject to change without further notice)



Storage temperature	-65°C	to	150°C
Input voltage	Vss-0.3V	to	Vdd+0.5V
Output voltage	Vss-0.3V	to	Vdd+0.5V
Working Voltage	2.5V	to	5.5V
Working Frequency	DC	to	20MHz

# 8 DC Electrical Characteristics

Sumphe	(Ta= 25 °C, VDD= 5.0V, V	SS= 0V )				
Symbo I	Parameter	Condition	Min.	Тур.	Max.	Unit
FXT	XTAL: VDD to 5V	Two cycle with two clocks	DÇ		20	MHz
1 / 1	ERC: VDD to 5V	R: 5.1KΩ, C: 100 pF	F±30%	850	F±30%	KHz
VIHRC	Input High Threshold Voltage (Schmitt trigger )	OSCI in RC mode		3.5		V
VILRC	Input Low Threshold Voltage (Schmitt trigger )	OSCI in RC mode		1.5		V
IIL	Input Leakage Current for input pins	VIN = VDD, VSS	-1.0	0	1.0	μA
VIH1	Input High Voltage (Schmitt trigger)	Ports 5, 6, 7, 8		2.8		V
VIL1	Input Low Voltage (Schmitt trigger)	Ports 5, 6, 7, 8		2.3		V
VIHT1	Input High Threshold Voltage (Schmitt trigger)	/RESET		1.9		V
VILT1	Input Low Threshold Voltage (Schmitt trigger)	RESET		1.2		V
VIHT2	Input High Threshold Voltage (Schmitt trigger)	TCC,INT		3.75		V
VILT2	Input Low Threshold Voltage (Schmitt trigger)	TCC,INT		1.25		V
VIHX1		OSCI in crystal mode		3.5		V
VILX1	Clock Input Low Voltage	OSCI in crystal mode		1.5		V
IOH1	Output High Voltage (Ports 5, 6, 7, 8)	VOH = VDD-0.5V	-12	-14	-16	mA
IOL1	Output Low Voltage (Ports 5, 6,7,8)	VOL = GND+0.5V	24	26	28	mA
IPH	Pull-high current	Pull-high active, input pin at VSS	70		100	μA
IPL	Pull-low current	Pull-low active, input pin at Vdd	25		50	μA
ISB1	Power down current	All input and I/O pins at VDD, output pin floating, WDT disabled ,LVR Disable,LVD Disable		2		μA
ISB2	Power down current	All input and I/O pins at VDD, output pin floating, WDT enabled,		10		μA

Product Specification (V0.9) 02.29.2008 (This specification is subject to change without further notice)



Symbo I	Parameter	Condition	Min.	Тур.	Max.	Unit
		LVR Disable,LVD Disable				
ISB3	Power down current	All input and I/O pins at VDD, output pin floating, WDT disabled ,LVR Enable,LVD Disable		2.0		μA
ICC1	Operating supply current at two clocks	/RESET= 'High', Fosc=32KHz (Crystal type,CLKS="0"), output pin floating, WDT disabled ,LVR Disable,LVD Disable	15	20	35	μΑ
ICC2	Operating supply current at two clocks	/RESET= 'High', Fosc=32KHz (Crystal type,CLKS="0"), output pin floating, WDT enabled ,LVR Disable,LVD Disable	<	25	35	μΑ
ICC3	Operating supply current at two clocks	/RESET= 'High', Fosc=4MHz (Crystal type, CLKS="0"), output pin floating, WDT enabled ,LVR Disable,LVD Disable		1.7	2.2	mA
ICC4	Operating supply current at two clocks	/RESET= 'High', Fosc=10MHz (Crystal type, CLKS="0"), output pin floating, WDT enabled ,LVR Disable,LVD Disable		3.0	3.5	mA

#### Internal RC Electrical Characteristics (Ta=25°C, VDD=5 V, VSS=0V)

Internal RC	Drift Rate							
	Temperature	Voltage	Min.	Тур.	Max.			
4MHz	25°	5 V	3.86MHZ	4MHz	4.16MHz			
8MHz	25°	5 V	7.68MHz	16MHz	8.32MHz			
1MHz	25°	5 V	0.96MHz	1MHz	1.04MHz			
455kHz	25°	5 V	436.5kHz	455kHz	473.2kHz			

Internal RC Electrical Characteristics (Ta=-40 ~85°C, VDD=2.2~5.5 V, VSS=0V)

Internal RC			Drift Rate		
	Temperature	Voltage	Min.	Тур.	Max.
4MHz	-40 ~85°	2.2~5.5 V	3.44MHz	4MHz	4.56MHz
8MHz	-40 ~85°	2.2~5.5 V	6.88MHz	8MHz	9.12MHz
1MHz	-40 ~85°	2.2~5.5 V	0.86MHz	1MHz	1.14MHz
455kHz	-40 ~85°	2.2~5.5 V	391.3kHz	455kHz	518.7kHz

# 9 AC Electrical Characteristic

(Ta=25 °C, VDD=5V±5%, VSS=0V)



						1	
Symbol	Parameter	Conditions	Min	Туре	Max	Unit	
Dclk	Input CLK duty cycle		45	50	55	%	
Tins	Instruction cycle time	Crystal type	100		DC	ns	
11115	(CLKS="0")	RC type	500		DC	ns	
Ttcc	TCC input time period		(Tins+20)xN*			ns	
Tdrh	Device reset hold time	Ta = 25°C	11.3	16.2	21.6	ms	
Trst	/RESET pulse width	Ta = 25°C	2000			ns	
Twdt	Watchdog timer duration	Ta = 25°C	11.3	16.2	21.6	ms	
Tset	Input pin setup time			0	$\mathcal{A}$	ns	
Thold	Input pin hold time		15	20	25	ns	
Tdelay	Output pin delay time	Cload=20pF	45 <	50	55	ns	
Tdrc	ERC delay time	Ta = 25°C	1	3	5	ns	
* N = selected prescaler ratio							

# 9.1 AD Converter Characteristic

(Vdd=2.5V to 5.5V,Vss=0V,Ta=25℃) <

Svn	nbol	(V00=2.5V to 5.5V,VSS Parameter	Condition	Min.	Тур.	Max.	Unit
Varef				2.5	-	Vdd	V
		Analog reference voltage	V <sub>AREF</sub> - V <sub>ASS</sub> ≧2.5V	Vss		Vau	v
	AI	Analog input voltago					v
V.		Analog input voltage		V <sub>ASS</sub>	-	V <sub>AREF</sub>	•
IAI1	lvdd	Analog supply current	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub>	750	850	1000	uA
	Ivref		=0.0V(V reference from Vdd)	-10	0	+10	uA
IAI2	lvdd	Analog supply current	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub>	500	600	820	uA
IAIZ	IVref	Analog supply current	=0.0V(V reference from VREF)	200	250	300	uA
IC	)P	OP current	Vdd=5.0V, OP used Output voltage swing 0.2V to 4.8V	450	550	650	uA
RI	N1	Resolution	ADREF=0, Internal VDD Vdd=5.0V, V <sub>ASS</sub> =0.0V	-	9	10	Bits
RI	N2	Resolution	ADREF=1, External VREF VDD=VREF=5.0V, VSS = 0.0V	_	11	12	Bits
LN	N1	Linearity error	Vdd = 2.5 to 5.5V Ta=25℃		3		LSB
LÌ	N2	Linearity error	VDD= 2.5 to 5.5V Ta=25°C		2		LSB
DI	NL	Differential nonlinear error	Vdd = 2.5 to 5.5V Ta=25℃ 0 ±0.5		±0.5	±0.9	LSB
FS	E1	Full scale error	Vdd=VAREF=5.0V, VASS =0.0V				LSB
FS	E2	Full scale error	VDD=VREF=5.0V, VSS = 0.0V		2		LSB
0	E	Offset error	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V		1		LSB
ZAI		Recommended impedance of analog voltage source		0	8	10	ΚΩ
TA	٩D	ADC clock duration	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	4			us
тс	CN	AD conversion time	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	15		15	TAD
AD	NV	ADC OP input voltage range	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	0		VAREF	V



	ADOV ADC OP output voltage swing	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub>	0	0.2	0.3	V
ADOV		=0.0V,RL=10KΩ	4.7	4.8	5	
ADSR	ADC OP slew rate	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	0.1	0.3		V/us
PSR	Power Supply Rejection	Vdd=5.0V±0.5V	±0		±2	LSB

**NOTE:** 1. These parameters are hypothetical (not tested) and are provided for design reference only.

2. There is no current consumption when ADC is off other than minor leakage current.

3. AD conversion result will not decrease when the input voltage is increased, and no missing code will result.

4. These parameters are subject to change without further notice.

# **10 Timing Diagrams**

