

# 義隆電子股份有限公司

ELAN MICROELECTRONICS CORP.

# **EM78P870**

## 8-BIT MICRO-CONTROLLER

## Version 1.5

ELAN MICROELECTRONICS CORP.

No. 12, Innovation 1<sup>st</sup> RD., Science-Based Industrial Park Hsin Chu City, Taiwan, R.O.C.

TEL: (03) 5639977 FAX: (03) 5630118



# 義隆電子股份有限公司

## ELAN MICROELECTRONICS CORP.

# Version History

Specification	Specification Revision History					
Version	Content	Release Date				
EM78P870						
1.0	Initial version	2001/07/12				
1.1	1.Update feature description	2001/08/29				
	2.Update Fig.2, Fig.3					
	3.Add test pin					
	4.Update operational register table list					
	5.Update R6 page1, R7 page1, R8 page1, R9 page1, RD page1, IOC6 page1					
	6.Update initial condition					
	7. Update application circuit					
	8.Update RE page 1, IOCE page 2					
1.2	4K Data RAM , No Data ROM	2001/9/28				
1.3	Add DED function	2001/10/20				
1.4	Remove DED function	2003/7/1				
	Remove comparator's 2.0V build-in reference voltage					
1.5	Remove Idle mode	2004/8/19				



# 義隆電子股份有限公司

#### ELAN MICROELECTRONICS CORP.

# **User Application Note**

## 1. ROM. OTP. ICE

ROM	OTP	ICE
EM78870	EM78P870	EM78808 ICE

#### 2. Main Function Difference

	EM78870	EM78P870
RAM	2.5K x 8	4K x 8

- 3. While switching main clock (regardless of high freq to low freq or on the other hand), adding 6 instructions delay (NOP) is required.
- 4. RE page1 Bit6~Bit7 are Un-defined registers. These two bits are un-define and their values will variation. During calculation, please do not include these two bits.
- 5. Please do not switch MCU operation mode from normal mode to sleep mode directly. Before into idle or sleep mode, please switch MCU to green mode.
- 6. Please always keep RA page0 bit7 = 0 or un-expect error will happen!!



## I.General Description

The EM78P870 is an 8-bit RISC type microprocessor with low power, high speed CMOS technology. There are 32Kx13 bits Electrical One Time Programmable Read Only Memory (OTP-ROM) within it. Integrated onto a single chip are on\_chip watchdog (WDT), RAM, programmable real time clock /counter, internal interrupt, power down mode, LCD driver, build-in KEY TONE clock generation, Programming Tone generators, Serial Peripheral Interface(SPI), comparator and tri-state I/O. The EM78P870 provides a single chip solution to design a message\_display.

#### II.Feature

#### **CPU**

- Operating voltage range: 2.5V ~ 5.5V 2.2V ~ 5.5V(Normal mode), 2.0V ~ 5.5V(Green mode)
- 32K×13 on chip Program Electrical One Time Programmable Read Only Memory (OTP-ROM)
- 4K×8 on chip data RAM
- 144 byte working register
- Up to 51 bi-directional tri-state I/O ports (32 shared with LCD Segment pins)
- IO with internal Pull high, wake-up and interrupt functions
- STACK: 32 level stack for subroutine nesting
- TCC: 8-bit real time clock/counter (TCC) with 8-bit prescaler
- COUNTER1: 8-bit counter with 8-bit prescaler can be an interrupt source
- COUNTER2: 8-bit counter with 8-bit prescaler can be an interrupt source
- · Watch Dog: Programmable free running on chip watchdog timer
- · CPU modes:

Mode	CPU status	Main clock	32.768kHz clock status
Sleep mode	Turn off	Turn off	Turn off
Green mode	Turn on	Turn off	Turn on
Normal mode	Turn on	Turn on	Turn on

- 12 interrupt source: 8 external, 4 internal
- Key Scan: Port key scan function up to 16x4 keys
- · Sub-Clock: 32.768kHz crystal
- Main-clock: 3.5826MHz multiplied by 0.25, 0.5, 1 or 3 generated by internal PLL
- Key tone output (shared with IO): 4kHz, 2kHz, 1kHz
- · Comparator: 3-channel comparators, internal (16 level) or external reference voltage (shared with IO)
- Serial Peripheral Interface (SPI): Interrupt flag available for the read buffer full, Programmable baud rates of communication, Three-wire synchronous communication. (shared with IO)
- · 128-pin QFP or chip: EM78P870AH (POVD disable), EM78P870BH (POVD enable), EM78P870H

#### **Programmable Tone Generators**

- Operation Voltage  $2.2V \sim 5.5V$
- Programmable Tone1 and Tone2 generators
- Independent single tone generation for Tone1 and Tone2
- Mixed dual tone generation by Tone1 and Tone2 with 2dB difference

#### LCD (8x80, 9x80, 16x80, 24x72)

- Maximum common driver pins: 16/24
- Maximum segment driver pins : 80(SEG0..SEG79)/72(SEG8..SEG79)
- Shared COM16 ~ COM23 pins with SEG0 ~ SEG7 pins
- 1/4 bias for 8, 9 and 16 common mode and 1/5 bias for 24 common mode
- 1/8, 1/9, 1/16, 1/24 duty
- 16 Level LCD contrast control (software)
- · Internal resistor circuit for LCD bias
- · Internal voltage follower for better display

#### Package type

- 128-pin QFP: EM78P870AQ (POVD disable), EM78P870BQ (POVD enable), EM78P870H
- 130-pin die

<sup>\*</sup> This specification is subject to be changed without notice.




## III.Application

Cordless phones or any telephone product with large LCD needed

## **IV.Pin Configuration**

SEG17
SEG16
SEG14
SEG13
SEG13
SEG13
SEG11
SEG10
SEG10
SEG9
SEG8
COM23/SEG7
COM23/SEG7
COM12/SEG3
COM16/SEG3
COM16/SEG3
COM16/SEG3
COM16/SEG3
COM11
COM11
COM11



P55
P56
P56
P57
SEG79/P97
SEG78/P96
SEG78/P91
SEG73/P91
SEG73/P91
SEG73/P91
SEG73/P91
SEG73/P91
SEG78/P93
SEG78/P93
SEG78/P93
SEG78/P93
SEG78/P93
SEG78/P93
SEG68/P84

Fig.1 Pin assignment (128-pin QFP)

<sup>\*</sup> This specification is subject to be changed without notice.






Fig.1.2 Pin assignment (130-pin die )

<sup>\*</sup> This specification is subject to be changed without notice.



OTP writer PIN NAME	MASK ROM PIN NAME	P.S.
1.VDD	VDD,AVDD	
2.VPP	/RESET	
3.DINCK	P77	
4.ACLK	P76	
5.PGM	P75	
6.OE	P74	
7.DATA	P73	
8.GND	VSS,AVSS,TEST	

# V.Functional Block Diagram




Fig.2 Block diagram1




Fig.3 Block diagram2

<sup>\*</sup> This specification is subject to be changed without notice.



VI.Pin Descriptions

1.Pin Descript		
PIN	I/O	DESCRIPTION
POWER		
VDD	POWER	Digital power
AVDD		Analog power
GND	POWER	Digital ground
AVSS		Analog ground
CLOCK		
XIN	I	Input pin for 32.768kHz oscillator
XOUT	O	Output pin for 32.768kHz oscillator
PLLC	Ι	Phase loop lock. Connect a capacitor 0.01u to 0.047u with GND.
LCD		
COM0COM15	0	Common driver pins of LCD drivers
COM16COM23	O (SEG0SEG7)	COM16 to COM23 are shared with SEG0 to SEG7
SEG0SEG7	O (COM16COM23)	Segment driver pins of LCD drivers
SEG8SEG47	O	SEG0 to SEG7 are shared with COM16 to COM23
SEG48SEG55	O (I/O : PORTB)	SEG48 to SEG79 are shared with IO PORT
SEG56SEG63	O (I/O : PORTC)	
SEG64SEG71	O (I/O: PORT8)	
SEG72SEG79	O (I/O : PORT9)	
VC1VC5	I	Reference voltage input. Each one connect a capacitor (0.1u) with GND.
TONE, KTONE		
TONE	0	Programming tone output pin
KTONE	O (PORT67)	Key tone output. Shared with PORT67
SERIAL IO	O (LOKTO)	Rey tone output. Shared with I OK 107
SCK	IO (PORT60)	Master: output pin, Slave: input pin. This pin is shared with PORT60.
SDO	O (PORT61)	Output pin for serial data transferring. This pin is shared with PORT61.
SDI	I (PORT62)	Input pin for receiving data. This pin shared with PORT61.
	I (FOK102)	input pin for receiving data. This pin shared with FOR 102.
COMPARATOR	I (DODTICA)	C
CMP1	I (PORT63)	Comparator input pins. Shared with PORT63, PORT64 and PORT65.
CMP2 CMP3	I (PORT64) I (PORT65)	
	I (FOK 103)	
IO D55 D57	I/O	DODT 5 con he INDUT on OUTDUT next coch hit
P55 ~P57	I/O	PORT 5 can be INPUT or OUTPUT port each bit.
P60 ~P67	I/O	PORT 6 can be INPUT or OUTPUT port each bit.
D70 D77	I/O	Internal pull high.
P70 ~ P77	I/O	PORT 7 can be INPUT or OUTPUT port each bit.
		Internal Pull high function. Auto key scan function.
		Interrupt function.
P80 ~ P87	I/O	PORT 8 can be INPUT or OUTPUT port each bit.
100~10/	1/ 0	Shared with LCD Segment signal.
P90 ~ P97	I/O	PORT 9 can be INPUT or OUTPUT port each bit.
1 70 - 1 71	1, 0	Shared with LCD Segment signal.
DDO DD7	I/O	
PB0 ~ PB7	I/O	PORT B can be INPUT or OUTPUT port each bit.
		Shared with LCD Segment signal.
PC0 ~ PC7	I/O	PORT C can be INPUT or OUTPUT port each bit.
		Shared with LCD Segment signal.
INT0	PORT7073	Interrupt source which has the same interrupt flag. Any pin from
	J. J	
		PORT70 to PORT73 has a falling edge signal, it will generate a
		interruption.
INT1	PORT7476	Interrupt source which has the same interrupt flag. Any pin from
		PORT74 to PORT76 has a falling edge signal, it will generate a
		interruption.
	1	1 · · · · · · · · · · · · · · · · · · ·

<sup>\*</sup> This specification is subject to be changed without notice.





INT2		Interrupt source. Once PORT77 has an edge triggering signal (controlled by CONT register), it will generate a interruption.
TEST	Ι	Test pin into test mode for factory test only. Connect it ground in application.
/RESET	I	Low reset



# VII.Functional Descriptions VII.1 Operational Registers




Fig.4 control register configuration

## VII.2 Operational Register Table List

(1) Paged registers (R PAGE0, RPAGE1, IOC PAGE0, IOC PAGE1) R0~R4 and RF are unpaged registers.

#### R PAGE0

Addr	Name	Bit	Function		
00	R0		Indirect addressing register		
01	R1		TCC		
02	R2		Program counter		
03	R3		Status, Page selection		
	С	0	Carry flag		
	DC	1	Auxiliary carry flag		
	Z	2	Zero flag		
	Т	3	Time-out bit		
	P	4	Power down bit		
	IOCPAGE	5	Change IOC5 ~ IOCE to PAGE0/PAGE1		
	IOC6P1S	6	Change IOC6 PAGE1 to option-A/option-B		

<sup>\*</sup> This specification is subject to be changed without notice.



	PAGE	7	Change R4 ~ RE to PAGE0/PAGE1
04	R4	1,	RAM selection for common registers
04	RSR0~RSR5	0~5	Indirect addressing for common registers R20 ~ R3F
	RB0~ RB1	6~7	Bank selection bits for common registers R20 ~ R3F
05	R5 PAGE0	07	PORT5 I/O data register, Program page selection
0.5	PS0~PS4	0~4	Program page selection bits
	P55~P57	5~7	3-bit PORT5(5~7) I/O data register
06	R6 PAGE0	3.07	PORT6 I/O data register
00	P60~P67	0~7	8-bit PORT6(0~7) I/O dada register
07	R7 PAGE0	0.4	PORT7 I/O data register
07	P70~P77	0~7	8-bit PORT7(0~7) I/O dada register
08		0~7	
08	R8 PAGE0	0~7	PORT8 I/O data register
00	P80~P87	0~7	8-bit PORT8(0~7) I/O dada register
09	R9 PAGE0	0~7	PORT9 I/O data register
0A	P90~P97	0~7	8-bit PORT9(0~7) I/O dada register CPU power saving, PLL, Main clock selection, Watchdog timer
UA	RA PAGEO	0	
	WDTEN	0 1~2	Watchdog control bit
	1	3	Unused
	0		Unused
	CLK0~CLK1	4~5	Main clock selection bits
	PLLEN	6 7	PLL's power control bit which is CPU mode control register
OD	0 DD DA CEO	/	Please clear this bit to 0
0B	RB PAGE0	0.7	PORTB I/O dada register
0.0	PB0~PB7	0~7	8-bit PORTB(0~7) I/O dada register
0C	RC PAGE0	0.7	PORTC I/O dada register
0.D	PC0~PC7	0~7	8-bit PORTC(0~7) I/O dada register
0D	RD PAGE0	0 2	Comparator control
	CMP_B0~CMP_B3	0~3	Reference voltage selection of internal bias circuit for comparator
-	CMPS0~CMPS1	4~5	Channel selection from CMP1 to CMP3 for comparator
	CMPFLAG	6	Comparator output flag
OF	CMPEN	7	Enable control bit of comparator
0E	RE PAGE0	0 1	Key scan, LCD control
	LCDM0~LCDM1	0~1	LCD common mode, bias select and COM/SEG switch control
	LCD0~LCD1	2~3	LCD operation function definition
	KEYSCAN	4	Key scan function enable control bit
	KEYSTRB	5	Key strobe enable control bit
	KEYCHK	6	Key check enable control bit
0.	1	7	Unused
0F	RF		Interrupt status register
	TCIF	0	Timer overflow interrupt flag for TCC
	CNT1	1	Timer overflow interrupt flag for COUNTER1
	CNT2	2	Timer overflow interrupt flag for COUNTER2
	INTO	3	Interrupt flag for external INT0 pin
	INT1	4	Interrupt flag for external INT1 pin
	INT2	5	Interrupt flag for external INT2 pin
	0	6	Unused
	RBF	7	Interrupt flag for SPI data complete

<sup>\*</sup> This specification is subject to be changed without notice.



# R PAGE1

Addr	Name	Bit	Function
04	R4 PAGE1		SPI control register
	SBR0~SBR2	0~2	SPI baud rate selection bits
	SCES	3	SPI clock edge selection bit
	SE	4	SPI shift enable bit
	SRO	5	SPI read overflow bit
	SPIE	6	SPI enable bit
	RBF	7	SPI read buffer full flag
05	R5 PAGE1		SPI data buffer
	SPIB0~SPIB7	0~7	SPI data buffer
06	-		-
07	-		-
08	-		-
09	R9 PAGE1		LCD address MSB bit, Data ROM address
	0	0~6	Unused
	LCDA8	7	MSB of LCD address for LCD RAM reading or writing
0A	RA PAGE1		LCD address
	LCDA0~LCDA7	0~7	LCD address for LCD RAM reading or writing
0B	RB PAGE1		LCD data buffer
	LCDD0~LCDD7	0~7	LCD data buffer for LCD RAM reading or writing
0C	RC PAGE1		
	RAMD0~RAMD7	0~7	Data RAM data buffer for RAM reading or writing
0D	RD PAGE1		Data RAM address0 ~ address7
	RAMA0~RAMA7	0~7	Data RAM address0 ~ address7 for RAM reading or writing
0E	RE PAGE1		Data RAM address8 ~ address12
	RAMA8~RAMA12	0~4	Data RAM address8 ~ address12 for RAM reading or writing
	0	5	Unused
	X	6	Undefined. It's value is variable.
	X	7	Undefined. It's value is variable.

# IOC PAGE0

Name	Bit	Function		
IOC5 PAGE0		PORT5 I/O control register, PORT switch		
P8SL	0	Switch low nibble I/O PORT8 or LCD segment output		
P8SH	1	Switch high nibble I/O PORT8 or LCD segment output		
P9SL	2	Switch low nibble I/O PORT9 or LCD segment output		
P9SH	3	Switch high nibble I/O PORT9 or LCD segment output		
0	4	Unused		
IOC55~IOC57	5~7	PORT5(5~7) I/O direction control register		
IOC6 PAGE0		PORT6 I/O control register		
IOC60~IOC67	0~7	PORT6(0~7) I/O direction control register		
IOC7 PAGE0		PORT7 I/O control register		
IOC70~IOC77	0~7	PORT7(0~7) I/O direction control register		
IOC8 PAGE0		PORT8 I/O control register		
IOC80~IOC87	0~7	PORT8(0~7) I/O direction control register		
	IOC5 PAGE0 P8SL P8SH P9SL P9SH 0 IOC55~IOC57 IOC6 PAGE0 IOC60~IOC67 IOC7 PAGE0 IOC70~IOC77 IOC8 PAGE0	IOC5 PAGE0   P8SL		

<sup>\*</sup> This specification is subject to be changed without notice.



09	IOC9 PAGE0		PORT9 I/O control register
	IOC90~IOC97	0~7	PORT9(0~7) I/O direction control register
0A	IOCA PAGE0		Counter1 and Counter2 clock and scale setting
	C1P0~C2P2	0~2	Counter1 scaling
	CNT1S	3	Counter1 clock source
	C2P0~C2P2	4~6	Counter2 scaling
	CNT2S	7	Counter2 clock source
0B	IOCB PAGE0		PORTB I/O control register
	IOCB0~IOCB7	0~7	PORTB(0~7) I/O direction control register
0C	IOCC PAGE0		PORTC I/O control register
	IOCC0~IOCC7	0~7	PORTC(0~7) I/O direction control register
0D	IOCD PAGE0		Counter1 data buffer
	CN10~CN17	0~7	Counter1 data buffer that user can read and write
0E	IOCE PAGE0		Counter2 data buffer
	CN20~CN27	0~7	Counter2 data buffer that user can read and write
0F	IOCF		Interrupt mask register
	TCIF	0	Interrupt enable bit for TCC
	CNT1	1	Interrupt enable bit for COUNTER1
	CNT2	2	Interrupt enable bit for COUNTER2
	INT0	3	Interrupt enable bit for external INT0 pin
	INT1	4	Interrupt enable bit for external INT1 pin
	INT2	5	Interrupt enable bit for external INT2 pin
	0	6	Unused
	RBF	7	Interrupt enable bit for SPI data complete

# IOC PAGE1

Addr	Name	Bit	Function			
05	IOC5 PAGE1		Key tone control, LCD bias control			
	BIAS0~BIAS3	0~3	LCD operation voltage selection			
	0	4	Unused			
	KTS	5	Key tone output switch			
	KT0~KT1	6~7	Key tone output frequency and its power control			
06	IOC6 PAGE1		-			
07	IOC7 PAGE1		Key strobe control register			
	STRB8~STRB15 0~7		Key strobe control bits			
08	IOC8 PAGE1		Key strobe control register			
	STRB16~STRB23	0~7	Key strobe control bits			
09	-		-			
0A	IOCA PAGE1		PORT7 pull high control register			
	PH70~PH77	0~7	PORT7(0~7) pull high control register			
0B	IOCB PAGE1		PORT6 pull high control register			
	PH60~PH67	0~7	PORT6(0~7) pull high control register			
0C	IOCC PAGE1		TONE1 control register			
	T10~T17	0~7	Tone generator1's frequency divider and power control			
0D	IOCD PAGE1		TONE2 control register			
	T20~T27	0~7	Tone generator2's frequency divider and power control			
0E	IOCE PAGE1		Comparator reference voltage type, PORT switch			

<sup>\*</sup> This specification is subject to be changed without notice.



0	0~3	Unused
CMPIN1	4	Switch for controlling PORT63 IO PORT or a comparator input
CMPIN1	5	Switch for controlling PORT64 IO PORT or a comparator input
CMPIN1	6	Switch for controlling PORT65 IO PORT or a comparator input
CMPREF	7	Switch for comparator reference voltage type

## (2) Unpage registers (Common registers)

In addition to R0~R4 and RF, other unpaged registers are as list below.

	in weather to it. what it, other unpuged registers are as his ours wi					
Addr	Name Bit		Function			
10	R10		Common register			
:	:		:			
1F	R1F		Common register			
20	R20		4 – bank common register			
:	:		:			
3F	R3F		4 – bank common register			

## **IOC PAGE 2**

06	IOC6 PAGE2		PORT switch, LCD driving ability control		
	0~2		Unused		
	LCDDV0~LCDDV1	3~4	LCD driver's driving ability control		
	PBS	5	Switch I/O PORTB or LCD segment output		
	PCSL	6	Switch low nibble I/O PORTC or LCD segment output		
	PCSH	7	Switch high nibble I/O PORTC or LCD segment output		
0E	E IOCE PAGE2				
	DEDTHD	0	Minimum detection threshold of SED		
	DEDPWR	1	Power control of DED		
	DEDCLK	2	operating clock of DED		
	WUEDD	4	Wake-up control of DED output data		
	EDGE	5	edge control of DED output data		
	DED	6	interrupt mask for DED		
	VRSEL	7	Reference voltage VR selection bit for Comparator		

## (3) Unaddressable register

Name Bit		Function		
ACC		Accumlator: Internal data transfer and instruction operand holding		
CONT		Control register		
PSR0~PSR2	0~2	TCC/WDT prescaler bits		
PAB 3		Prescaler assignment bit		
-	4	(unused)		
TS	5	TCC signal source		
INT	6	INT enable flag		
INT_EDGE	7	Interrupt edge type of P70		

<sup>\*</sup> This specification is subject to be changed without notice.



## VII.3 Operational Register Detail Description

#### R0 (Indirect Addressing Register)

R0 is not a physically implemented register. It is useful as indirect addressing pointer. Any instruction using R0 as register actually accesses data pointed by the RAM Select Register (R4).

#### Example:

Mov a,@0x20 ;store a address at R4 for indirect addressing

Mov 0x04,A

Mov a,@0xAA ;write data 0xAA to R20 at bank0 through R0

Mov 0x00,A

#### R1 (TCC)

TCC data buffer. Increased by 16.384kHz or by the instruction cycle clock (controlled by CONT register). Written and read by the program as any other register.

#### R2 (Program Counter)

The structure is depicted in Fig. 5.

Generates 32K × 13 on-chip PROGRAM ROM addresses to the relative programming instruction codes.

"JMP" instruction allows the direct loading of the low 10 program counter bits.

"CALL" instruction loads the low 10 bits of the PC, PC+1, and then push into the stack.

"RET" ("RETL k", "RETI") instruction loads the program counter with the contents at the top of stack.

"MOV R2,A" allows the loading of an address from the A register to the PC, and the ninth and tenth bits are cleared to "0".

"ADD R2,A" allows a relative address be added to the current PC, and contents of the ninth and tenth bits are cleared to "0".

"TBL" allows a relative address be added to the current PC, and contents of the ninth and tenth bits don't change. The most significant bit (A10~A14) will be loaded with the content of bit PS0~PS3 in the status register (R5) upon the execution of a "JMP", "CALL", "ADD R2,A", or "MOV R2,A" instruction.

If a interrupt trigger, PROGRAM ROM will jump to address8 at page0. The CPU will store ACC,R3 status and R5 PAGE automatically, it will restore after instruction RETI.




Fig.5 Program counter organization

<sup>\*</sup> This specification is subject to be changed without notice.



R3 (Status Register)

		/					
7	6	5	4	3	2	1	0
PAGE	IOCP1S	IOCPAGE	T	P	Z	DC	С

Bit 0 (C): Carry flag

Bit 1 (DC): Auxiliary carry flag

Bit 2 (Z): Zero flag

Bit 3 (P): Power down bit.

Set to 1 during power on or by a "WDTC" command and reset to 0 by a "SLEP" command.

Bit 4 (T): Time-out bit.

Set to 1 by the "SLEP" and "WDTC" command, or during power up and reset to 0 by WDT timeout.

EVENT	T	P	REMARK
WDT wake up from sleep mode	0	0	
WDT time out (not sleep mode)	0	1	
/RESET wake up from sleep	1	0	
Power up	1	1	
Low pulse on /RESET	X	X	x : don't care

Bit 5(IOCPAGE): change IOC5 ~ IOCE to another page

Please refer to Fig.4 control register configuration for details.

0/1 **→** page0 / page1

Bit 6(IOCP1S): change IOC PAGE1 and PAGE2 to another option register

Please refer to Fig.4 control register configuration for details.

0/1 **→** page1 /page2

Bit 6(IOCP1S)	Bit 5 (IOCPAGE)	IOC PAGE SELECT
X	0	PAGE 0
0	1	PAGE 1
1	1	PAGE 2

Bit 7(PAGE): change R4 ~ RE to another page

Please refer to Fig.4 control register configuration for details.

0/1 **→** page0 / page1

#### R4 (RAM selection for common registers R20 ~ R3F, SPI control)

PAGEO (RAM selection register)

Trobo (te in selection register)							
7	6	5	4	3	2	1	0
RB1	RB0	RSR5	RSR4	RSR3	RSR2	RSR1	RSR0

Bit 0 ~ Bit 5 (RSR0 ~ RSR5): Indirect addressing for common registers R20 ~ R3F

RSR bits are used to select up to 32 registers (R20 to R3F) in the indirect addressing mode.

Bit 6 ~ Bit 7 (RB0 ~ RB1): Bank selection bits for common registers R20 ~ R3F

These selection bits are used to determine which bank is activated among the 4 banks for 32 register (R20 to R3F)..

Please refer to Fig.4 control register configuration for details.

PAGE1 (SPI control register)

		8-21-7					
7	6	5	4	3	2	1	0
RBF	SPIE	SRO	SE	SCES	SBR2	SBR1	SBR0

Fig. 6 shows how SPI to communicate with other device by SPI module. If SPI is a master controller, it sends clock through the SCK pin. An 8-bit data is transmitted and received at the same time. If SPI, however, is defined as a slave, its SCK pin could be programmed as an input pin. Data will continue to be shifted on a

<sup>\*</sup> This specification is subject to be changed without notice.



basis of both the clock rate and the selected edge.




Fig.6 Single SPI Master / Salve Communication

Bit 0 ~ Bit 2 (SBR0 ~ SBR2): SPI baud rate selection bits

			1	Ī
SBRS2(Bit 2)	SBRS1(Bit 1)	SBRS0(Bit 0)	Mode	Baud rate
0	0	0	Master	Fsco
0	0	1	Master	Fsco/2
0	1	0	Master	Fsco/4
0	1	1	Master	Fsco/8
	0	0		
1	0	0	Master	Fsco/16
1	0	1	Master	Fsco/32
1	1	0	Slave	
1	1	1	X	X

<Note> Fsco = CPU instruction clock

#### For example:

If PLL enable and RA PAGE0 (Bit5,Bit4)=(1,1), instruction clock is 3.58MHz/2 → Fsco=3.5862MHz/2

If PLL enable and RA PAGE0 (Bit5,Bit4)=(0,0), instruction clock is 0.895MHz/2 → Fsco=0.895MHz/2

If PLL disable, instruction clock is 32.768kHz/2 → Fsco=32.768kHz/2.

Bit 3 (SCES): SPI clock edge selection bit

- 1 > Data shifts out on falling edge, and shifts in on rising edge. Data is hold during the high level.
- 0 → Data shifts out on rising edge, and shifts in on falling edge. Data is hold during the low level.

Bit 4 (SE): SPI shift enable bit

- 1 -> Start to shift, and keep on 1 while the current byte is still being transmitted.
- 0 Reset as soon as the shifting is complete, and the next byte is ready to shift.

<Note> This bit has to be reset in software.

Bit 5 (SRO): SPI read overflow bit

<sup>\*</sup> This specification is subject to be changed without notice.



- 1 → A new data is received while the previous data is still being hold in the SPIB register. In this situation, the data in SPIS register will be destroyed. To avoid setting this bit, users had better to read SPIB register even if the transmission is implemented only.
- 0 → No overflow

<Note> This can only occur in slave mode.

Bit 6 (SPIE): SPI enable bit

1 → Enable SPI mode

0 → Disable SPI mode

Bit 7 (RBF): SPI read buffer full flag

- 1 → Receive is finished, SPIB is full.
- $0 \rightarrow$  Receive is not finish yet, SPIB is empty.




Fig.7 SPI structure

SPIC reg.: SPI control register

SDO/P61: Serial data out

SDI/P62 : Serial data in

SCK/P60: Serial clock.

RBF: Set by buffer full detector, and reset in software.

<sup>\*</sup> This specification is subject to be changed without notice.



RBFI: Interrupt flag. Set by buffer full detector, and reset in software.

Buffer Full Detector: Sets to 1, while an 8-bit shifting is complete.

SE: Loads the data in SPIW register, and begin to shift

SPIE: SPI control register

SPIS reg. : Shifting byte out and in. The MSB will be shifted first. Both the SPIS register and the SPIW register are loaded at the same time. Once data being written to, SPIS starts transmission / reception. The received data will be moved to the SPIR register, as the shifting of the 8-bit data is complete. The RBF (Read Buffer Full ) flag and the RBFI(Read Buffer Full Interrupt) flag are set.

SPIR reg.: Read buffer. The buffer will be updated as the 8-bit shifting is complete. The data must be read before the next reception is finished. The RBF flag is cleared as the SPIR register read.

SPIW reg.: Write buffer. The buffer will deny any write until the 8-bit shifting is complete. The SE bit will be kept in 1 if the communication is still under going. This flag must be cleared as the shifting is finished. Users can determine if the next write attempt is available.

SBR2 ~ SBR0: Programming the clock frequency/rates and sources.

Clock select: Selecting either the internal instruction clock or the external 16.338KHz clock as the shifting clock.

Edge Select: Selecting the appropriate clock edges by programming the SCES bit




Fig.8 SPI timing

<sup>\*</sup> This specification is subject to be changed without notice.



### R5 (PORT5 I/O data, Program page selection, SPI data)

PAGE0 (PORT5 I/O data register, Program page register)

7	6	5	4	3	2	1	0
R57	R56	R55	PS4	PS3	PS2	PS1	PS0

Bit 0 ~ Bit 4 (PS0 ~ PS4) : Program page selection bits

PS4	PS3	PS2	PS1	PS0	Program memory page (Address)
0	0	0	0	0	Page 0
0	0	0	0	1	Page 1
0	0	0	1	0	Page 2
0	0	0	1	1	Page 3
:	•	:	•	:	:
:	•	:	•	:	:
1	1	1	1	0	Page 30
1	1	1	1	1	Page 31

User can use PAGE instruction to change page to maintain program page by user.

Bit 5 ~ Bit 7 (P55 ~ P57) : 3-bit PORT5(5~7) I/O data register

User can use IOC register to define input or output each bit.

PAGE1 (SPI data buffer)

7	6	5	4	3	2	1	0
SPIB7	SPIB6	SPIB5	SPIB4	SPIB3	SPIB2	SPIB1	SPIB0

Bit 0 ~ Bit 7 (SPIB0 ~ SPIB7) : SPI data buffer

If you write data to this register, the data will write to SPIW register. If you read this data, it will read the data from SPIR register. Please refer to figure 7

#### R6 (PORT6 I/O data)

PAGE0 (PORT6 I/O data register)

7	6	5	4	3	2	1	0
P67	P66	P65	P64	P63	P62	P61	P60

Bit  $0 \sim \text{Bit } 8 \text{ (P60} \sim \text{P67)} : 8\text{-bit PORT6}(0 \sim 7) \text{ I/O data register}$ 

User can use IOC register to define input or output each bit.

## R7 (PORT7 I/O data)

PAGE0 (PORT7 I/O data register)

7		6	5	4	3	2	1	0
P7	7	P76	P75	P74	P73	P72	P71	P70

Bit  $0 \sim \text{Bit } 7 \text{ (P70} \sim \text{P77)}$ : 8-bit PORT7(0~7) I/O data register

User can use IOC register to define input or output each bit.

#### R8 (PORT8 I/O data)

PAGE0 (PORT8 I/O data register)

1110E0 (1 (	Tieze (Teltie Fe data register)									
7	6	5	4	3	2	1	0			
P87	P86	P85	P84	P83	P82	P81	P80			

Bit 0 ~ Bit 7 (P80 ~ P87) : 8-bit PORT8(0~7) I/O data register

User can use IOC register to define input or output each bit.

<sup>\*</sup> This specification is subject to be changed without notice.



#### R9 (PORT9 I/O data, extra LCD address bit)

#### PAGE0 (PORT9 I/O data register)

7	6	5	4	3	2	1	0
P97	P96	P95	P94	P93	P92	P91	P90

Bit 0 ~ Bit 7 (P90 ~ P97) : 8-bit PORT9(0~7) I/O data register

User can use IOC register to define input or output each bit.

#### PAGE1 (LCD address MSB bit)

(-							
7	6	5	4	3	2	1	0
LCDA8	0	0	0	0	0	0	0

Bit  $0 \sim Bit 6 = 0$ : unused

Bit 7 (LCDA8): MSB of LCD address for LCD RAM reading or writing

Other LCD address bits LCDA7 ~ LCDA0 are set from RA PAGE1 Bit 7 ~ Bit 0.

For LCD address access over 0xFFH, set this bit to "1"; otherwise set this bit to "0".

#### RA (CPU power saving, PLL, Main clock selection, Watchdog timer, LCD address)

PAGEO (CPU power saving bit, PLL, Main clock selection bits, Watchdog timer enable bit)

7	6	5	4	3	2	1	0
0	PLLEN	CLK1	CLK0	0	1	1	WDTEN

Bit 0 (WDTEN): Watch dog control register

User can use WDTC instruction to clear watch dog counter. The counter 's clock source is 32768/2 Hz. If the prescaler assigns to TCC. Watch dog will time out by (1/32768)\*2\*256 = 15.616ms. If the prescaler assigns to WDT, the time of time out will be more times depending on the ratio of prescaler.

0/1 → disable/enable

Bit  $1 \sim Bit 2 = 1$ : unused

Bit 3 = 0: unused

Bit 4 ~ Bit 5 (CLK0 ~ CLK1): Main clock selection bits

User can choose different frequency of main clock by CLK1 and CLK2. All the clock selection is list below.

PLLEN	CLK1	CLK0	Sub clock	MAIN clock	CPU clock
1	0 0		32.768kHz	895.658kHz	895.658kHz (Normal mode)
1	0	) 1 32.768		1.7913MHz	1.7913MHz (Normal mode)
1	1	0	32.768kHz	10.7479MHz	10.7479MHz (Normal mode)
1	1 1		32.768kHz	3.5826MHz	3.5826MHz (Normal mode)
0	Don't care	don't care	32.768kHz	don't care	32.768kHz (Green mode)
0	Don't care	don't care	32.768kHz	don't care	32.768kHz (Green mode)
0	Don't care	don't care	32.768kHz	don't care	32.768kHz (Green mode)
0	Don't care	don't care	32.768kHz	don't care	32.768kHz (Green mode)

Bit 6 (PLLEN): PLL enable control bit

It is CPU mode control register. If PLL is enabled, CPU will operate at normal mode (high frequency,main clock); otherwise, it will run at green mode (low frequency, 32768 Hz).

0/1 → disable/enable

<sup>\*</sup> This specification is subject to be changed without notice.






Fig.9. The relation between 32.768kHz and PLL

Bit 7: Unused register. Always keep this bit to 0 or some un-expect error will happen! The status after wake-up and the wake-up sources list as the table below.

Wakeup signal	SLEEP mode	GREEN mode	NORMAL mode
	RA(7,6)=(0,0)	RA(7,6)=(x,0)	RA(7,6)=(x,1)
	+ SLEP	no SLEP	no SLEP
TCC time out	No function	Interrupt	Interrupt
IOCF bit0=1		(jump to address 8	(jump to address 8
And "ENI"		at page0)	at page0)
COUNTER1	No function	Interrupt	Interrupt
time out		(jump to address 8	(jump to address 8
IOCF bit1=1		at page0)	at page0)
And "ENI"			
COUNTER2	No function	Interrupt	Interrupt
time out		(jump to address 8	(jump to address 8
IOCF bit2=1		at page0)	at page0)
And "ENI"			
WDT time out	RESET and Jump	RESET and Jump	RESET and Jump
	to address 0	to address 0	to address 0
PORT7	RESET and Jump	Interrupt	Interrupt
IOCF bit3 or	to address 0	(jump to address 8	(jump to address 8
bit4 or bit5 =2		at page0)	at page0)
And "ENI"			

<Note> PORT70  $\sim$  PORT73 's wakeup function is controlled by IOCF bit3 and ENI instruction. They are falling edge trigger.

PORT74 ~ PORT76 's wakeup function is controlled by IOCF bit4 and ENI instruction. They are falling edge trigger.

PORT77 's wakeup function is controlled by IOCF bit5 and ENI instruction. It's falling edge or rising edge trigger (controlled by CONT register).

<sup>\*</sup> This specification is subject to be changed without notice.



PAGE1 (LCD address)									
7	6	5	4	3	2	1	0		
LCDA7	LCDA6	LCDA5	LCDA 4	LCDA 3	LCDA 2	LCDA 1	LCDA 0		

Bit 0 ~ Bit 7 (LCDA0 ~ LCDA7): LCD address for LCD RAM reading or writing

The data in the LCD RAM correspond to the COMMON and SEGMENT signals as the table .

COM23 ~ COM16 (set R9 PAGE1 bit7=1)	COM15 ~COM8 (set R9 PAGE1 bit7=0)	COM7 ~ COM0 (set R9 PAGE1 bit7=0)	
Address 100H	Address 80H	Address 00H	SEG0
Address 101H	Address 81H	Address 01H	SEG1
Address 102H	Address 82H	Address 02H	SEG1
:	:	:	:
:	:	:	:
:	:	:	:
Address 14EH	Address CEH	Address 4EH	SEG78
Address 14FH	Address CFH	Address 4FH	SEG79
Address 150H	Address D0H	Address 50H	Empty
:	:	:	:
Address 17FH	Address FFH	Address 7FH	Empty

## RB (PORTB I/O data, LCD data)

#### PAGE0 (PORTB I/O data register)

7	6	5	4	3	2	1	0
PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0

Bit  $0 \sim \text{Bit } 7 \text{ (PB0} \sim \text{PB7)}$ : 8-bit PORTB(0~7) I/O data register

User can use IOC register to define input or output each bit.

#### PAGE1 (LCD data buffer)

7	6	5	4	3	2	1	0
LCDD7	LCDD6	LCDD5	LCDD4	LCDD3	LCDD2	LCDD1	LCDD0

Bit 0 ~ Bit 7 (LCDD0 ~ LCDD7): LCD data buffer for LCD RAM reading or writing

Ex.

MOV A,@0

MOV R9\_PAGE1,A

MOV RA\_PAGE1,A ;ADDRESS

MOV A,@0XAA

MOV RB\_PAGE1,A ;WRITE DATA 0XAA TO LCD RAM MOV A,RB\_PAGE1 ;READ DATA FROM LCD RAM

:

## RC (PORTC I/O data, Data RAM data)

#### PAGE0 (PORTC I/O data register)

7	6	5	4	3	2	1	0
PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

Bit  $0 \sim \text{Bit } 7 \text{ (PC0} \sim \text{PC7)}$ : 8-bit PORTC(0~7) I/O data register

User can use IOC register to define input or output each bit.

#### PAGE1 (Data RAM data buffer)

7	6	5	4	3	2	1	0
RAMD7	DRAMD6	RAMD5	RAMD4	RAMD3	RAMD2	RAMD1	RAMD0

Bit  $0 \sim$  Bit 7 (RAMD0  $\sim$  RAMD7) : Data RAM data buffer for RAM reading or writing. Ex.

<sup>\*</sup> This specification is subject to be changed without notice.



MOV	A,@1	
MOV	RD_PAGE1,A	
MOV	A,@0	
MOV	RE_PAGE1,A	
MOV	A,@0x55	
MOV	RC_PAGE1,A	;write data 0x55 to DATA RAM which address is "0001".
MOV	A,RC_PAGE1	;read data

# RD (Comparator control, Data RAM address(0 ~ 7))

#### PAGE0 (Comparator control bits)

7	6	5	4	3	2	1	0
CMPEN	CMPFLAG	CMPS1	CMPS0	CMP_B3	CMP_B2	CMP_B1	CMP_B0

If user define PORT63, PORT64 or PORT65 (by CMPIN1, CMPIN2, CMPIN3 at IOCE page1) as a comparator input or PORT6. User can use this register to control comparator's function.

Bit 0 ~ Bit 3 (CMP\_B0 ~ CMP\_B3): Reference voltage selection of internal bias circuit for comparator.

Reference voltage for comparator = VDD x ( n+0.5 )/ 16 , n=0 to  $15\,$ 

Bit 4 ~ Bit 5 (CMPS0 ~ CMPS1): Channel selection from CMP1 to CMP3 for comparator

CMPS1	CMPS0	Input
0	0	CMP1
0	1	CMP2
1	0	CMP3
1	1	Reserved

21



Bit 6 (CMPFALG): Comparator output flag

0 → Input voltage < reference voltage

1 → Input voltage > reference voltage

Bit 7 (CMPEN): Enable control bit of comparator.

0/1 → disable/enable

The relation between these registers shown in Fig. 10.




Fig.10. Comparator circuit

22

<sup>\*</sup> This specification is subject to be changed without notice.






Fig.11. Comparator timing

PAGE1 (Data RAM address0 ~ address7)									
7	6	5	4	3	2	1	0		
RAMA7	RAMA6	RAMA5	RAMA4	RAMA3	RAMA2	RAMA1	RAMA0		

Bit 0 ~ Bit 7 (RAMA0 ~ RAMA7): Data RAM address (address0 to address7) for RAM reading or writing

#### RE (Key scan, LCD control, Data RAM address(8 ~ 11))

PAGE0 (Kev scan control, LCD control)

7	6 5		4 3		2	1	0
1	KEYCHK	KEYSTRB	KEYSCAN	LCD1	LCD0	LCDM1	LCDM0

Bit <u>0</u> ~ Bit 1 (LCDM0 ~ LCDM1): LCD common mode, bias select and COM/SEG switch control bits

LCDM1, LCDM0	COM output mode	LCD bias	COM/SEG switch
0,0	16 common	1/4 bias	SEG0 ~ SEG7 select
0,1	9 common	1/4 bias	SEG0 ~ SEG7 select
1,0	8 common	1/4 bias	SEG0 ~ SEG7 select
1,1	24 common	1/5 bias	COM16 ~ COM23 select

<Note> When 8, 9 and 16 LCD common mode is set, COM16/SEG0 pin ~ COM23/SEG7 pin are also set to SEG0 ~ SEG7 and LCD bias is 1/4 bias. When 24 LCD common mode is set, COM16/SEG0 pin ~ COM23/SEG7 pin are also set to COM16 ~ COM23 and LCD bias is 1/5 bias.

Bit 2 ~ Bit 3 (LCD0 ~ LCD1): LCD operation function definition.

LCD1, LCD0	LCD operation
0,0	Disable
0,1	Blanking
1,0	Reserved
1,1	LCD enable

<Note> Key strobe and Key check functions should be normal operating whenever LCD is enabled or disabled.

<sup>\*</sup> This specification is subject to be changed without notice.



The controller can drive LCD directly. LCD block is made up of LCD driver, display RAM, segment output pins, common output pins and LCD operating bias pins.

Duty, the number of segment , the number of common and frame frequency are determined by LCD mode register RE PAGE0 Bit  $0\sim$  Bit 1.

When 8, 9 or 16 LCD commons are used, LCD operating bias pins VC1, VC2, VC4 and VC5 need to be connected 0.1 uF capacitors to the ground (VC3 is not necessary). When 24 LCD common is used, all LCD operating bias pins VC1 ~ VC5 need to be connected 0.1 uF capacitors to the ground.

LCD driver can be controlled as different driving ability (refer to IOC6 PAGE1 Option-B register).

The basic structure contains a timing control which uses the basic frequency 32.768kHz to generate the proper timing for different duty and display access. RE PAGE1 register is a command register for LCD driver and display. The LCD display (disable, enable, blanking) is controlled by RE PAGE0 Bit 2 ~ Bit 3 and the driving duty is decided by RE PAGE Bit 0 ~ Bit 2. LCD display data is stored in data RAM which address and data access controlled by registers R9, RA PAGE1 and RB PAGE1.

User can regulate the contrast of LCD display by IOC5 PAGE1 (BIAS3..BIAS0). Up to 16 levels contrast is convenient for better display. And the internal voltage follower can afford large driving source.

COM signal: The number of COM pins varies according to the duty cycle used, as following:

in 1/8 duty mode COM8 ~ COM15 must be open.

In 1/9 duty mode COM9~ COM15 must be open

in 1/16 duty mode COM0 ~ COM15 pins must be used.

in 1/24 duty mode COM0 ~ COM23 pins must be used.

duty	COM0 ~ COM7	COM8	COM9		COM15	COM15 ~ COM23
1/8	0	X	X	:	X	X
1/9	0	0	X		X	X
1/16	О	0	0		0	X
1/24	0	0	0		0	0

x : open, o : select

SEG signal: The segment signal pins are connected to the corresponding display RAM. The high byte to the low byte Bit  $0 \sim Bit 7$  are correlated to COM0  $\sim COM23$  respectively. When a bit of display RAM is 1, a select signal is sent to the corresponding segment pin, and when the bit is 0, a non-select signal is sent to the corresponding segment pin.

Bit 4 (KEYSCAN): Key scan function enable control bit

 $0/1 \rightarrow \text{disable/enable}$ 

If you enable key scan function LCD waveform will has a small pulse within a period like Fig. 12.

24

<sup>\*</sup> This specification is subject to be changed without notice.






Fig.12. keyscan waveform for 1/8, 1/9, 1/16 duty

Bit 5 (KEYSTRB): Key strobe enable control bit

#### 0/1 → disable/enable

key strobe signal , if you set this bit , segment will switch to strobe signal temporally and output zero signal (one instruction long) one by one from segment 8 to segment 23. During one segment strobe time, CPU will check port7(0:3) equal to "1111" or not. If not, CPU will latch a zero at IOC7 PAGE1 and IOC8 PAGE1 one by one depends on which segment strobe.

After strobe, this bit will be cleared . Fig.13 is key strobe signal.




Fig.13 key strobe signal

<sup>\*</sup> This specification is subject to be changed without notice.



Bit 6 (KEYCHK): Key check enable control bit

- 0 → disable key check function.
- 1 → enable key check function. SEG8 to SEG23 will keep low level.

Figure 14 is relationship between KEYSCAN, KEYSTROBE, KETCHECK and segments. And figure 16 is key scan flow by interrupt trigger.




Fig.14 KEYSCAN, KEYSTROBE, KETCHECK and segments.

Bit 7 = 1: unused

26

<sup>\*</sup> This specification is subject to be changed without notice.






Fig.15 key scan flow by interrupt trigger

PAGE1 (Data RAM address8 ~ address11)

TTTOBT (Date	W 111 11:1 WWW1	esso accure	0011)				
7	6	5	4	3	2	1	0
X	X	0	0	RAMA11	RAMA10	RAMA9	RAMA8

Bit 0 ~ Bit 3 (RAMA8 ~ RAMA11): Data RAM address (address8 to address10) for RAM reading.

Bit  $4\sim5=0$ : unused

Bit6~Bit7: Un-defined register. These two bits are un-define and their values will variation.

Bit 6 (DED): Interrupt flag of Differential Energy Detector (DED) output data

Bit 7 (DEDD): Output data of Differential Energy Detector (DED) If input signal from EGIN1 and EGIN2 pin to Differential Energy Detector is over the threshold level setting at IOCE PAGE 2 bit 0 (SEDTHD), the DED will extract the zero-crossing pulse waveform corresponding to input signal.

RF (Interrupt flags)

7	6	5	4	3	2	1	0
RBF		INT2	INT1	INT0	CNT2	CNT1	TCIF

<sup>&</sup>quot;1" means interrupt request, "0" means non-interrupt

Bit 0 (TCIF): TCC timer overflow interrupt flag

Set when TCC timer overflows.

Bit 1 (CNT1): Counter1 timer overflow interrupt flag

<sup>\*</sup> This specification is subject to be changed without notice.



Set when counter1 timer overflows.

Bit 2 (CNT2): Counter2 timer overflow interrupt flag

Set when counter2 timer overflows.

Bit 3 (INT0): External INT0 pin interrupt flag

If PORT70, PORT71, PORT72 or PORT73 has a falling edge trigger signal. CPU will set this bit.

Bit 4 (INT1): External INT1 pin interrupt flag

If PORT74, PORT75 or PORT76 has a falling edge trigger signal. CPU will set this bit.

Bit 5 (INT2): External INT2 pin interrupt flag

If PORT77 has a falling edge or rising edge (controlled by CONT register) trigger signal. CPU will set this bit.

Bit 6: unused

Bit 7 (RBF): Interrupt flag for SPI data complete

If serial IO 's RBF signal has a rising edge signal (RBF set to "1" when transfer data completely), CPU will set this bit.

IOCF is the interrupt mask register. User can read and clear.

Trigger edge as the table

1118801 0080 00		
Signal	Trigger	<note></note>
TCC	Time out	
COUNTER1	Time out	
COUNTER2	Time out	
INT0	Falling edge	
INT1	Falling edge	
INT2	Falling/Falling&rising edge	Controlled by CONT register
RBF	Rising edge	

#### R10~R3F (General Purpose Register)

R10~R3F (Banks  $0 \sim 3$ ): All of them are general purpose registers.

# VII.4 Special Purpose Registers

#### A (Accumulator)

Internal data transfer, or instruction operand holding

It's not an addressable register.

#### CONT (Control Register)

7	6	5	4	3	2	1	0
INT_EDGE	INT	TS	-	PAB	PSR2	PSR1	PSR0

Bit 0 ~ Bit 2 (PSR0 ~ PSR2) : TCC/WDT prescaler bits

PSR2	PSR1	PSR0	TCC rate	WDT rate
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128

<sup>\*</sup> This specification is subject to be changed without notice.



Bit 3(PAB): Prescaler assignment bit

0/1 **→** TCC/WDT

Bit 4: undefined

Bit 5(TS): TCC signal source

0 → Instruction clock

1 → 16.384kHz

Instruction clock = MCU clock/2, Refer to RA Bit 4 ~ Bit 6 for PLL and Main clock selection. See Fig.16.

Bit 6 (INT): INT enable flag

0 → interrupt masked by DISI or hardware interrupt

1 → interrupt enabled by ENI/RETI instructions

Bit 7(INT\_EDGE): interrupt edge type of P70

0 => P70 's interruption source is a rising edge signal and falling edge signal.

1 → P70 's interruption source is a falling edge signal.

CONT register is readable (CONTR) and writable (CONTW).

#### TCC and WDT:

There is an 8-bit counter available as prescaler for the TCC or WDT. The prescaler is available for the TCC only or WDT only at the same time.

An 8 bit counter is available for TCC or WDT determined by the status of the bit 3 (PAB) of the CONT register.

See the prescaler ratio in CONT register.

Fig. 16 depicts the circuit diagram of TCC/WDT.

Both TCC and prescaler will be cleared by instructions which write to TCC each time.

The prescaler will be cleared by the WDTC and SLEP instructions, when assigned to WDT mode.

The prescaler will not be cleared by SLEP instructions, when assigned to TCC mode.




Fig.16 Block diagram of TCC and WDT

<sup>\*</sup> This specification is subject to be changed without notice.



#### IOC5 (PORT5 I/O control, PORT switch, Key tone, LCD bias)

PAGE0 (PORT5 I/O control register, PORT switch)

7	6	5	4	3	2	1	0
IOC57	IOC56	IOC55	0	P9SH	P9SL	P8SH	P8SL

Bit 0 (P8SL): Switch low nibble I/O PORT8 or LCD segment output for share pins SEGxx/P8x pins

- 0 → select normal P80 ~ P83 for low nibble PORT8
- 1 → select SEG64 ~ SEG67 output for LCD SEGMENT output.

Bit 1 (P8SH): Switch high nibble I/O PORT8 or LCD segment output for share pins SEGxx/P8x pins

- 0 → select normal P84 ~ P87 for high nibble PORT8
- 1 → select SEG68 ~ SEG71 output for LCD SEGMENT output.

Bit 2 (P9SL): Switch low nibble I/O PORT9 or LCD segment output for share pins SEGxx/P9x pins

- 0 → select normal P90 ~ P93 for low nibble PORT9
- 1 → select SEG72 ~ SEG75 output for LCD SEGMENT output.

Bit 3 (P9SH): Switch high nibble I/O PORT9 or LCD segment output for share pins SEGxx/P9x pins

- 0 → select normal P94 ~ P97 for high nibble PORT9
- 1 → select SEG76 ~ SEG79 output for LCD SEGMENT output.\*Bit 4:general register

Bit 4 = 0: unused

Bit 5 ~ Bit 7 (IOC55 ~ IOC57): PORT5 I/O direction control registers.

- 0 → put the relative I/O pin as output
- 1 > put the relative I/O pin into high impedance

#### PAGE1 (Key tone control, LCD bias control)

7	6	5	4	3	2	1	0
KT1	KT0	KTS	0	BIAS3	BIAS2	BIAS1	BIAS0

Bit 0 ~ Bit 3 (BIAS0 ~ BIAS3): LCD operation voltage selection

#### V1 = VDD \* (5 - n/15)/5

(BIAS3 to BIAS0)	V1 voltage	Example (VDD=5V)
0000	VDD * (5-0/15)/5	5V
0001	VDD * (5-1/15)/5	4.93V
0010	VDD * (5-2/15)/5	4.86V
0011	VDD * (5-3/15)/5	4.80V
0100	VDD * (5-4/15)/5	4.73V
:	:	:
1101	VDD * (5-13/15)/5	4.13V
1110	VDD * (5-14/15)/5	4.07V
1111	VDD * (5-15/15)/5	4.0V

30

<sup>\*</sup> This specification is subject to be changed without notice.






Fig.17. The relation between bias and V1 to V5




Fig.18a LCD waveform (1/4 bias) for 1/8 duty, 1/9 duty, 1/16 duty

<sup>\*</sup> This specification is subject to be changed without notice.






Fig. 18b LCD waveform (1/5 bias) for 1/24 duty

Bit 4 = 0: unused

Bit 5 (KTS): Key tone output switch

0 → normal PORT67

1 → key tone output.

Bit 6 ~ Bit 7 (KT0 ~ KT1): Key tone output frequency and its power control

KT1	KT0	Key tone frequency and power
0	0	32.768KHz/ $32 = 1.024$ kHz clock and enable
0	1	32.768KHz/ $16 = 2.048$ kHz clock and enable
1	0	32.768KHz/8 = $4.096$ kHz clock and enable
1	1	Power off key tone

## IOC6 (PORT6 I/O control, PORT switch, LCD driving control)

PAGE0 (PORT6 I/O control register)

7	6	5	4	3	2	1	0
IOC67	IOC66	IOC65	IOC64	IOC63	IOC62	IOC61	IOC60

Bit  $0 \sim \text{Bit } 7 \text{ (IOC60} \sim \text{IOC67)}$ : PORT6(0~7) I/O direction control register

0 → put the relative I/O pin as output

1 → put the relative I/O pin into high impedance

<sup>\*</sup> This specification is subject to be changed without notice.



#### PAGE1

(empty register)

#### PAGE 2 (PORT switch, LCD driving ability control)

7	6	5	4	3	2	1	0
PCSH	PCSL	PBS	LCDDV1	LCDDV0	0	0	0

Bit  $0 \sim \text{Bit } 2 = 0$ : unused

Bit 3 ~ Bit 4 (LCDDV0 ~ LCDDV1): LCD driver's driving ability control

LCDDV1	LCDDV0	Driving mode
0	0	Normal mode (ratio = 1)
0	1	Weak mode (ratio = $1/2$ )
1	0	Strong mode (ratio = 2)
1	1	Maximum mode (ratio = $4$ )

LCDDV0 ~ LCDDV1 are used to select the driving ability of LCD driver. The driving ability is Maximum mode > Strong mode > Normal mode > Weak mode by 1/2 ratio individually. The larger driving ability it is selected, the larger output loading of LCD driver output can be afforded and the more current consumption is occurred. It depends on user's application.

Bit 5 (PBS): Switch I/O PORTB or LCD segment output for share pins SEGxx/PBx

- 0 → select normal PB0 ~ PB7 for PORTB
- 1 → select SEG48 ~ SEG55 output for LCD SEGMENT output.

Bit 6 (PCSL): Switch low nibble I/O PORTC or LCD segment output for share pins SEGxx/PCx

- 0 → select normal PC0 ~ PC3 for low nibble PORTC
- 1 → select SEG56 ~ SEG59 output for LCD SEGMENT output.

Bit 7 (PCSH): Switch high nibble I/O PORTC or LCD segment output for share pins SEGxx/PCx

- 0 → select normal PC4 ~ PC7 for high nibble PORTC
- 1 → select SEG60 ~ SEG63 output for LCD SEGMENT output.

#### IOC7 (PORT7 I/O control, Key strobe(8~15))

#### PAGE0 (PORT7 I/O control register)

ĺ	7	6	5	4	3	2	1	0
	IOC77	IOC76	IOC75	IOC74	IOC73	IOC72	IOC71	IOC70

Bit 0 ~ Bit 7 (IOC70 ~ IOC77): PORT7(0~7) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 → put the relative I/O pin into high impedance

#### PAGE1 (Key strobe control register)

	() "						
7	6	5	4	3	2	1	0
STRB15	STRB14	STRB13	STRB12	STRB11	STRB10	STRB9	STRB8

Bit 0 ~ Bit 7 (STRB8 ~ STRB15): Key strobe control bits

These key strobe control registers correspond to SEGMENT8 to SEGMENT15. Please refer KEYSTOBE explanation (RE page0).

#### IOC8 (PORT8 I/O control, , Key strobe(16~23))

#### PAGE0 (PORT8 I/O control register)

7	6	5	4	3	2	1	0
IOC87	IOC86	IOC85	IOC84	IOC83	IOC82	IOC81	IOC80

<sup>\*</sup> This specification is subject to be changed without notice.



Bit 0 ~ Bit 7 (IOC80 ~ IOC87): PORT8(0~7) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 → put the relative I/O pin into high impedance

### PAGE1 (Key strobe control register)

	,						
7	6	5	4	3	2	1	0
STRB23	STRB22	STRB21	STRB20	STRB19	STRB18	STRB17	STRB16

Bit 0 ~ Bit 7 (STRB16 ~ STRB23): Key strobe control bits

These key strobe control registers correspond to SEGMENT16 to SEGMENT23. Please refer KEYSTOBE explanation (RE page0).

## IOC9 (PORT9 I/O control)

### PAGE0 (PORT9 I/O control register)

ſ	7	6	5	4	3	2	1	0
	IOC97	IOC96	IOC95	IOC94	IOC93	IOC92	IOC91	IOC90

Bit 0 ~ Bit 7 (IOC90 ~ IOC97): PORT9(0~7) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 → put the relative I/O pin into high impedance

## IOCA (CN1's and CN2's clock and scaling, PORT7 pull high control)

PAGE0 (Counter1's and Counter2's clock and scale setting)

7	6	5	4	3	2	1	0
CNT2S	C2P2	C2P1	C2P0	CNT1S	C1P2	C1P1	C1P0

Bit 0 ~ Bit 2 (C1P0 ~ C1P2): Counter1 scaling

			0
C1P2	C1P1	C1P0	COUNTER1
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

Bit 3 (CNT1S): Counter1 clock source

0/1 **→** 16.384kHz/MCU clock

Bit 4 ~ Bit 6 (C2P0 ~ C2P2): Counter2 scaling

			0
C2P2	C2P1	C2P0	COUNTER2
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

Bit 7 (CNT2S): Counter2 clock source

0/1 **→** 16.384kHz/MCU clock

<sup>\*</sup> This specification is subject to be changed without notice.



PAGE1 (PORT7 pull high control register)									
7	6	5	4	3	2	1	0		
PH77	PH76	PH75	PH74	PH73	PH72	PH71	PH70		

Bit 0 ~ Bit 7 (PH70 ~ PH77) : PORT7(0~7) pull high control register

- 0 → disable pull high function.
- 1 → enable pull high function

### IOCB (PORTB I/O control, PORT6 pull high control)

#### PAGE0 (PORTB I/O control register)

7	6	5	4	3	2	1	0
IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0

Bit 0 ~ Bit 7 (IOCB0 ~ IOCB7): PORTB(0~7) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 → put the relative I/O pin into high impedance

#### PAGE1 (PORT6 pull high control register)

7	6	5	4	3	2	1	0
PH67	PH66	PH65	PH64	PH63	PH62	PH61	PH60

Bit  $0 \sim \text{Bit } 7 \text{ (PH60} \sim \text{PH67)}$ : PORT6(0~7) pull high control register

- $0 \rightarrow$  disable pull high function.
- 1 → enable pull high function

## IOCC (PORTC I/O control, TONE1 control)

#### PAGE0 (PORT9 I/O control register)

7	6	5	4	3	2	1	0
IOCC7	IOCC6	IOCC5	IOCC4	IOCC3	IOCC2	IOCC1	IOCC0

Bit 0 ~ Bit 7 (IOCC0 ~ IOCC7): PORTC(0~7) I/O direction control register

- 0 → put the relative I/O pin as output
- 1 > put the relative I/O pin into high impedance

### PAGE1 (TONE1 control register)

7	6	5	4	3	2	1	0
T17	T16	T15	T14	T13	T12	T11	T10

Bit  $0 \sim Bit 7(T10 \sim T17)$ : Tone generator1's frequency divider and power control Please Run in Normal mode .

Clock source = 111957Hz

T17~T10 = '111111111' => Tone generator1 will has 439Hz SIN wave output.

:

T17~T10 = '00000010' => Tone generator1 will has 55978Hz SIN wave output.

T17~T10 = '00000001' => DC bias voltage output

 $T17 \sim T10 = '000000000' => Power off$ 

Built-in tone generator can generate dialing tone signals for telephone of dialing tone type or just a single tone. In DTMF application, there are two kinds of tone. One is the group of row frequency (TONE1), the other is the group of column frequency (TONE2), each group has 4 kinds of frequency, user can get 16 kinds of DTMF frequency totally. Tone generator contains a row frequency sine wave generator for generating the DTMF signal which selected by IOCC and a column frequency sine wave generator for generating the DTMF signal which selected by IOCD. This block can generate single tone by filling one of these two registers.

<sup>\*</sup> This specification is subject to be changed without notice.



If all the values are low, the power of tone generators will turn off.

		TON	E2 (IOCD PAGE	1) High group	freq.
		1203.8 (0X5D)	1332.8(0X54)	1473.1(0X4C)	1646.4(0X44)
TONE1(IOCC	699.7Hz(0x0A0)	1	2	3	A
PAGE1)	772.1Hz(0x091)	4	5	6	В
Low group freq.	854.6Hz(0x083)	7	8	9	С
	940.8Hz(0x077)	*	0	#	D

Also TONE1 and TONE2 are an asynchronous tone generator so the both can be used to generate Caller ID FSK signal. In FSK generator application, TONE1 or TONE2 can generate 1200Hz Mark bit and 2200Hz Space bit for Bell202 or 1300Hz Mark bit and 2100Hz Space bit for V.23. See the following table.

_ 1		
TONE1(IOCC PAGE1) or TONE2(IOCD PAGE1)	Freq. (Hz)	
0x5D	1203.8	Bell202 FSK Mark bit
0x33	2195.2	Bell202 FSK Space bit
0x56	1301.8	V.23 FSK Mark bit
0x35	2112.4	V.23 FSK Space bit

## IOCD (Counter1 data, TONE2 control)

## PAGE0 (Counter1 data buffer)

7	6	5	4	3	2	1	0
CN17	CN16	CN15	CN14	CN13	CN12	CN11	CN10

Bit 0 ~ Bit 7 (CN10 ~ CN17): Counter1's data buffer

User can read and write this buffer. Counter1 is a eight bit up-counter with 8-bit prescaler that user can use IOCD to preset and read the counter. ( write = preset) After a interruption, it will reload the preset value.

Example: write: IOW 0x0D ; write the data at accumulator to counter1 (preset)

Example: read: IOR 0x0D ; read IOCD data and write to accumulator

#### PAGE1 (TONE2 control register)

ĺ	7	6	5	4	3	2.	1	0
-	T27	T26	T25	T24	T23	T22	T21	T20

Bit  $0 \sim \text{Bit } 7(\text{T}20 \sim \text{T}27)$ : Tone generator 2's frequency divider and power control

Please Run in Normal mode.

Clock source = 111957Hz

T27~T20 = '111111111' => Tone generator2 will has 439Hz SIN wave output.

:

T27~T20 = '00000010' => Tone generator2 will has 55978Hz SIN wave output.

T27~T20 = '00000001' => DC bias voltage output

T27~T20 = '00000000' => Power off

## IOCE (Counter2 data, Comparator and OP control)

### PAGE0 (Counter2 data buffer, Comparator control, OP control)

7	6	5	4	3	2	1	0
CN27	CN26	CN25	CN24	CN23	CN22	CN21	CN20

Bit 0 ~ Bit 7 (CN20 ~ CN27): Counter2's data buffer

User can read and write this buffer. Counter2 is a eight bit up-counter with 8-bit prescaler that user can use IOCD to preset and read the counter. ( write = preset) After a interruption, it will reload the preset value.

Example: write: IOW 0x0D ; write the data at accumulator to counter1 (preset)

Example: read: IOR 0x0D ; read IOCD data and write to accumulator

36

<sup>\*</sup> This specification is subject to be changed without notice.



PAGE1 (Comparator reference voltage type, PORT switch)										
7	6	5	4	3	2	1	0			
CMPREF	CMPIN3	CMPIN2	CMPIN1	0	0	0	0			

Bit  $0 \sim \text{Bit } 3 = 0$ : unused

Bit 4 (CMPIN1): Switch for controlling PORT63 as IO PORT or a comparator input.

0 → IO PORT63

1 → comparator input

Bit5 (CMPIN2): Switch for controlling PORT64 as IO PORT or a comparator input.

0 → IO PORT64

1 → comparator input

Bit 6 (CMPIN3): Switch for controlling PORT65 as IO PORT or a comparator input.

0 → IO PORT65

1 → comparator input

Bit 7 (CMPREF): Switch for comparator reference voltage type

0 → internal reference voltage (Come from VDD).

1 → external reference voltage

#### PAGE2 (Undefined)

(	0						
7	6	5	4	3	2	1	0
0						0	

## IOCE page2 is un-exist in EM78870, please do not access this register.

Bit 0~6: Undefined. These bits are not allowed to used.

Bit 7: Unused, please clear this bit to 0 or the result of comparator will wrong.

## IOCF (Interrupt Mask Register)

7	6	5	4	3	2	1	0
RBF		INT2	INT1	INT0	CNT2	CNT1	TCIF

Bit  $0 \sim \text{Bit } 5.7$  are interrupt mask enable bits.

0 → disable interrupt

1 → enable interrupt

Bit6: unused

## VII.5 I/O Port



The I/O registers are bi-directional tri-state I/O ports. The I/O ports can be defined as "input" or "output" pins by the I/O control registers under program control. The I/O registers and I/O control registers are both readable and writable. The I/O interface circuit is shown in Fig.19.




Fig.19 The circuit of I/O port and I/O control register

## VII.6 RESET

The RESET can be caused by

- (1) Power on voltage detector reset (POVD) and power on reset
- (2) WDT timeout. (if enabled and in GREEN or NORMAL mode)
- (3) /RESET pin pull low

<Note> At case (1), POVD is controlled by CODE OPTION. If you enable POVD, CPU will reset at 2V under. And CPU will consume more current about 15uA . And the power on reset is a circuit always enable. It will reset CPU at about 1.4V and consume about 0.5uA.

Once the RESET occurs, the following functions are performed.

- The oscillator is running, or will be started.
- The Program Counter (R2) is set to all "0".
- When power on, the upper 3 bits of R3 and the upper 2 bits of R4 are cleared.
- The Watchdog timer and prescaler counter are cleared.
- The Watchdog timer is disabled.
- The CONT register is set to all "1"
- The other register (bit7..bit0)

		TO 0
A R register R register IOC	IOC	IOC

<sup>\*</sup> This specification is subject to be changed without notice.



Address	Page0	Page1	Register Page0	Register page1	Register Page2
	000xxxxx				
4	00xxxxxx	00000000			
5	xxx00000	xxxxxxx	11100000	00000000	
6	xxxxxxx	xxxxxxx	11111111	-	00000000
7	xxxxxxx	Xxxxxxxx	11111111	11111111	
8	xxxxxxx	Xxxxxxxx	11111111	11111111	
9	xxxxxxx	x0000000	11111111	-	
A	00000110	Xxxxxxxx	00000000	00000000	
В	xxxxxxx	Xxxxxxxx	11111111	00000000	
С	xxxxxxx	Xxxxxxxx	11111111	00000000	
D	00000000	Xxxxxxxx	00000000	00000000	
E	10000000	000xxxxx	00000000	00000000	00000000
F	00000000	-	00000000	-	

## VII.7 wake-up

The controller provided sleep mode for power saving.

SLEEP mode, RA(7)=0 + "SLEP" instruction.

The controller will turn off all the CPU and crystal. Other circuit with power control like key tone control or PLL control (which has enable register), user has to turn it off by software.

Wake-up from SLEEP mode

- (1) WDT time out
- (2) external interrupt
- (3) /RESET pull low

All these cases will reset controller, and run the program at address zero. The status just like the power on reset. Be sure to enable circuit at case (1) or (2).

## VII.8 Interrupt

RF is the interrupt status register which records the interrupt request in flag bits. IOCF is the interrupt mask register. TCC timer, Counter1 and Counter2 are internal interrupt source. P70 ~ P77(INT0 ~ INT1) are external interrupt input which interrupt sources are come from the external. If the interrupts are happened by these interrupt sources, then RF register will generate '1' flag to corresponding register if you enable IOCF register. Global interrupt is enabled by ENI instruction and is disabled by DISI instruction. When one of the interrupts (when enabled) generated, will cause the next instruction to be fetched from address 008H. Once in the interrupt service routine the source of the interrupt can be determined by polling the flag bits in the RF register. The interrupt flag bit must be cleared in software before leaving the interrupt service routine and enabling interrupts to avoid recursive interrupts.

CAS pin goes to low.

#### VII.10 Instruction Set

Instruction set has the following features:

- (1) Every bit of any register can be set, cleared, or tested directly.
- (2) The I/O register can be regarded as general register. That is, the same instruction can operates on I/O register. The symbol "R" represents a register designator which specifies which one of the 64 registers (including operational registers and general purpose registers) is to be utilized by the instruction. Bits 6 and 7 in R4

<sup>\*</sup> This specification is subject to be changed without notice.



determine the selected register bank. "b" represents a bit field designator which selects the number of the bit, located in the register "R", affected by the operation. "k" represents an 8 or 10-bit constant or literal value.

Ţ.			ster K	, arrecte	ed by the operation	n. K represents an 8 or 10-bit c	onstant of mera	varue.
	INSTE	RUCTIO	ON	HEX	MNEMONIC	OPERATION	STATUS	Instruction
	BI	NARY					AFFECTED	cycle
0	0000	0000	0000	0000	NOP	No Operation	None	1
0	0000	0000	0001	0001	DAA	Decimal Adjust A	C	1
0	0000	0000	0010	0002	CONTW	$A \rightarrow CONT$	None	1
0	0000	0000	0011	0003	SLEP	$0 \rightarrow WDT$ , Stop oscillator	T,P	1
0	0000	0000	0100	0004	WDTC	$0 \rightarrow WDT$	T,P	1
0	0000	0000	rrrr	000r	IOW R	$A \rightarrow IOCR$	None	1
0	0000	0001	0000	0010	ENI	Enable Interrupt	None	1
0	0000	0001	0001	0011	DISI	Disable Interrupt	None	1
0	0000	0001	0010	0012	RET	[Top of Stack] $\rightarrow$ PC	None	2
0	0000	0001	0011	0013	RETI	[Top of Stack] → PC Enable Interrupt	None	2
0	0000	0001	0100	0014	CONTR	$CONT \rightarrow A$	None	1
0	0000	0001	rrrr	0014 001r	IOR R	$IOCR \rightarrow A$	None	1
0	0000	0010	0000	0020	TBL	$R2+A \rightarrow R2$ bits 9,10 do not	Z,C,DC	2
U	0000	0010	0000	0020	TDL	clear	Z,C,DC	2
0	0000	01rr	rrrr	00rr	MOV R,A	$A \rightarrow R$	None	1
0	0000	1000	0000	0080	CLRA	$0 \to A$	Z	1
0	0000	11rr	rrrr	00rr	CLR R	$0 \rightarrow R$	Z	1
0	0001	00rr	rrrr	01rr	SUB A,R	$R-A \rightarrow A$	Z,C,DC	1
0	0001	01rr	rrrr	01rr	SUB R,A	$R-A \rightarrow R$	Z,C,DC	1
0	0001	10rr	rrrr	01rr	DECA R	$R-1 \rightarrow A$	Z	1
0	0001	11rr	rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z	1
0	0010	00rr	rrrr	02rr	OR A,R	$A \vee R \to A$	Z	1
0	0010	01rr	rrrr	02rr	OR R,A	$A \lor R \to R$	Z	1
0	0010	10rr	rrrr	02rr	AND A,R	$A \& R \to A$	Z	1
0	0010	11rr	rrrr	02rr	AND R,A	$A \& R \to R$	Z	1
0	0011	00rr	rrrr	03rr	XOR A,R	$A \oplus R \to A$	Z	1
0	0011	01rr	rrrr	03rr	XOR R,A	$A \oplus R \to R$	Z	1
0	0011	10rr	rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z,C,DC	1
0	0011	11rr	rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z,C,DC	1
0	0100	00rr	rrrr	04rr	MOV A,R	$R \rightarrow A$	Z	1
0	0100	01rr	rrrr	04rr	MOV R,R	$R \rightarrow R$	Z	1
0	0100	10rr	rrrr	04rr	COMA R	$/R \rightarrow A$	Z	1
0	0100	11rr	rrrr	04rr	COM R	$/R \rightarrow R$	Z	1
0	0101	00rr	rrrr	05rr	INCA R	$R+1 \rightarrow A$	Z	1
0	0101	01rr	rrrr	05rr	INC R	$R+1 \rightarrow R$	Z	1
0	0101	10rr	rrrr	05rr	DJZA R	$R-1 \rightarrow A$ , skip if zero	None	2 if skip
0	0101	11rr	rrrr	05rr	DJZ R	$R-1 \rightarrow R$ , skip if zero	None	2 if skip
0	0110	00rr	rrrr	06rr	RRCA R	$R(n) \rightarrow A(n-1)$	С	1
						$R(0) \rightarrow C, C \rightarrow A(7)$		
0	0110	01rr	rrrr	06rr	RRC R	$R(n) \rightarrow R(n-1)$	С	1
						$R(0) \rightarrow C, C \rightarrow R(7)$		

<sup>\*</sup> This specification is subject to be changed without notice.



0	0110	10		06	DI CA D	$\mathbf{D}(n) \rightarrow \mathbf{A}(n+1)$	С	1
U	0110	10rr	rrrr	06rr	RLCA R	$R(n) \to A(n+1)$	C	1
_	0110	1.1		0.6	DI C D	$R(7) \rightarrow C, C \rightarrow A(0)$	C	1
0	0110	11rr	rrrr	06rr	RLC R	$R(n) \to R(n+1)$	С	1
_					~~~	$R(7) \to C, C \to R(0)$		
0	0111	00rr	rrrr	07rr	SWAPA R	$R(0-3) \to A(4-7)$	None	1
						$R(4-7) \to A(0-3)$		
0	0111	01rr	rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None	1
0	0111	10rr	rrrr	07rr	JZA R	$R+1 \rightarrow A$ , skip if zero	None	2 if skip
0	0111	11rr	rrrr	07rr	JZ R	$R+1 \rightarrow R$ , skip if zero	None	2 if skip
0	100b	bbrr	rrrr	0xxx	BC R,b	$0 \rightarrow R(b)$	None	1
0	101b	bbrr	rrrr	0xxx	BS R,b	$1 \rightarrow R(b)$	None	1
0	110b	bbrr	rrrr	0xxx	JBC R,b	if R(b)=0, skip	None	2 if skip
0	111b	bbrr	rrrr	0xxx	JBS R,b	if R(b)=1, skip	None	2 if skip
1	00kk	kkkk	kkkk	1kkk	CALL k	$PC+1 \rightarrow [SP]$	None	2
						$(Page, k) \rightarrow PC$		
1	01kk	kkkk	kkkk	1kkk	JMP k	$(Page, k) \rightarrow PC$	None	2
1	1000	kkkk	kkkk	18kk	MOV A,k	$k \to A$	None	1
1	1001	kkkk	kkkk	19kk	OR A,k	$A \lor k \to A$	Z	1
1	1010	kkkk	kkkk	1Akk	AND A,k	$A \& k \rightarrow A$	Z	1
1	1011	kkkk	kkkk	1Bkk	XOR A,k	$A \oplus k \to A$	Z	1
1	1100	kkkk	kkkk	1Ckk	RETL k	$k \rightarrow A$ , [Top of Stack] $\rightarrow PC$	None	2
1	1101	kkkk	kkkk	1Dkk	SUB A,k	$k-A \rightarrow A$	Z,C,DC	1
1	1110	0000	0001	1E01	INT	$PC+1 \rightarrow [SP]$	None	1
						$001H \rightarrow PC$		
1	1110	100k	kkkk	1E8k	PAGE k	K->R5(4:0)	None	1
1	1111	kkkk	kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z,C,DC	1

# VII.11.1 CODE Option Register

The controller has one CODE option register which is not part of the normal program memory. The option bits cannot be accessed during normal program execution.

	7	6	5	4	3	2	1	0
Ī								/PTB

Bit 0(/PTB): Program ROM data protect bit.

 $0/1 \rightarrow \text{protect} / \text{unprotect}$ 

When user clear this bit to 0, another person will unable read the originally program code from program ROM.

Bit 1: Unused, must be "1".

Bit 2 ~ Bit 7 : Unused, must be "0"s.

<sup>\*</sup> This specification is subject to be changed without notice.



# VII.11.2 PAD Option

/POVD(power on voltage detect) reset can be enabled/disabled by PAD Option. This POVD pad is not shown on the pin assignment. Internally or externally connecting this pad to GND/VDD to enable/disable /POVD reset.

			1		
/POVD	2.2V reset	power on reset	Low power	Low power detect	sleep mode
			detect without	controlled by	current
			reset	RA(5)	
1	No	yes	Yes	Yes	1uA
0	yes	yes	Yes	yes	15uA

## VIII. Absolute Operation Maximum Ratings

RATING	SYMBOL	VALUE	UNIT
DC SUPPLY VOLTAGE	Vdd	-0.3 To 6	V
INPUT VOLTAGE	Vin	-0.5 TO Vdd +0.5	V
OPERATING TEMPERATURE RANGE	Ta	0 TO 70	$^{\circ}\!\mathbb{C}$

## IX DC Electrical Characteristic

(Operation current consumption for Analog circuit under VDD=5V VSS=0V)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I_CMP	Operation current for	VDD=5V, PT power on		0.17		mA
	comparator					

#### $(Ta=0^{\circ}C \sim 70^{\circ}C \text{ VDD}=5V+5\% \text{ VSS}=0V)$

Symbol	Parameter	Condition	Min Typ		Max	Unit
IIL1	Input Leakage Current for input pins	VIN = VDD, VSS			±1	μΑ
IIL2	Input Leakage Current for bi-directional pins	VIN = VDD, VSS			±1	μΑ
VIH	Input High Voltage		2.5			V
VIL	Input Low Voltage				0.8	V
VIHT	Input High Threshold Voltage	/RESET, TCC, RDET1	2.0			V
VILT	Input Low Threshold Voltage	/RESET, TCC,RDET1			0.8	V
VIHX	Clock Input High Voltage	OSCI	3.5			V
VILX	Clock Input Low Voltage	OSCI			1.5	V
VOH1	Output High Voltage (port5,8,9,B,C)	IOH = -6mA	2.4			V
	(port6,7)	IOH = -10.0 mA	2.4			V
VOL1	Output Low Voltage (port5,8,9,B,C)	IOL = 6mA			0.4	V
	(port6,7)	IOL = 10.0 mA			0.4	V
IPH	Pull-high current	Pull-high active input pin at		-10	-15	μΑ

<sup>\*</sup> This specification is subject to be changed without notice.



		VSS			
ISB1	Power down current	All input and I/O pin at	1	4	μΑ
	(SLEEP mode)	VDD, output pin floating,			
		WDT disabled			
ISB2	Low clock current	CLK=32.768KHz, All	50	80	μΑ
	(FREEN mode)	analog circuit disable, All			
		input and I/O pin at VDD,			
		output pin floating, WDT			
		disabled, LCD enable			
ICC	Operating supply current	/RESET=High, PLL enable	1.0	1.3	mA
	(NORMAL mode)	CLK=3.5826MHz, output			
		pin floating,LCD enable, all			
		analog circuit disable			

# IX AC Electrical Characteristic


(Ta=0°C ~ 70°C, VDD=5V, VSS=0V)

	-, -,, ,					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dclk	Input CLK duty cycle		45	50	55	%
Tins	Instruction cycle time	32.768kHz		60		us
		3.5826MHz		550		ns
Tdrh	Device delay hold time			16		ms
Ttcc	TCC input period	<note 1=""></note>	(Tins+20)/N			ns
Twdt	Watchdog timer period	Ta = 25°C		16		ms




# XI. Timing Diagrams

# AC Test Input/Output Waveform



AC Testing: Input are driven at 2.4V for logic "1", and 0.45V for logic "0". Timing measurements are made at 2.0V for logic "1", and 0.8V for logic "0".

## **RESET Timing**



## **TCC Input Timing**




Fig.20 timing

<sup>\*</sup> This specification is subject to be changed without notice.



# XII. Application Circuit

