


Dual Asymmetric N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH-Q1	N-CH-Q2
BVDSS	30V	30V
RDSON (MAX.)	15.5mΩ	12.5mΩ
ID	9A	10A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



**ABSOLUTE MAXIMUM RATINGS ( $T_c = 25^\circ\text{C}$  Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
Gate-Source Voltage		$V_{GS}$	$\pm 20$	$\pm 20$	V
Continuous Drain Current	$T_c = 25^\circ\text{C}$	$I_D$	9	10	A
	$T_c = 100^\circ\text{C}$		6	7	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	36	40	
Avalanche Current		$I_{AS}$	12	12	
Avalanche Energy	$L = 0.1\text{mH}, ID=10\text{A}, RG=25\Omega$	$E_{AS}$	5	5	mJ
Repetitive Avalanche Energy <sup>2</sup>	$L = 0.05\text{mH}$	$E_{AR}$	2.5	2.5	
Power Dissipation	$T_c = 25^\circ\text{C}$	$P_D$	2		W
	$T_c = 100^\circ\text{C}$		1.1		
Operating Junction & Storage Temperature Range		$T_j, T_{stg}$	-55 to 150		°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		25	°C / W
Junction-to-Ambient <sup>3</sup>	$R_{\theta JA}$		62.5	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>62.5°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	Q1	30		V
			Q2	30		
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	Q1	1	1.5	3
			Q2	1	1.7	3
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 20V$	Q1			$\pm 100$
			Q2			$\pm 100$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 24V, V_{GS} = 0V$	Q1			1
			Q2			1
		$V_{DS} = 20V, V_{GS} = 0V, T_J = 125^\circ\text{C}$	Q1			25
			Q2			25
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	Q1	9		A
			Q2	10		
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 9A$ $V_{GS} = 10V, I_D = 10A$	Q1		13	15.5
			Q2		10.6	12.5
		$V_{GS} = 4.5V, I_D = 5A$ $V_{GS} = 4.5V, I_D = 6A$	Q1		21	26
			Q2		17	23
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 9A$ $V_{DS} = 5V, I_D = 10A$	Q1		15	S
			Q2		18	
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 15V, f = 1\text{MHz}$	Q1		597	pF
			Q2		762	
Output Capacitance	$C_{oss}$		Q1		111	
			Q2		150	
Reverse Transfer Capacitance	$C_{rss}$		Q1		96	
			Q2		130	
Gate Resistance	$R_g$	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$	Q1		2.0	$\Omega$
			Q2		2.0	

Total Gate Charge <sup>1,2</sup>	$Q_g(V_{GS}=10V)$	$V_{DS} = 15V, V_{GS} = 10V, I_D = 10A$	Q1	14		nC
	$Q_g(V_{GS}=4.5V)$		Q2	15.2		
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$	$V_{DS} = 15V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$	Q1	7.2		nS
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$		Q2	9.1		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(on)}$	$V_{DS} = 15V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$	Q1	1.8		nS
Rise Time <sup>1,2</sup>	$t_r$		Q2	2.1		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(off)}$	$V_{DS} = 15V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$	Q1	4.7		nS
Fall Time <sup>1,2</sup>	$t_f$		Q2	6.5		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_c = 25^\circ C$ )

Continuous Current	$I_S$	$I_F = I_S, V_{GS} = 0V$	Q1		2.3	A
			Q2		2.5	
Pulsed Current <sup>3</sup>	$I_{SM}$	$I_F = I_S, dI_F/dt = 100A/\mu s$	Q1		9.2	V
			Q2		10	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$	Q1		1.2	V
			Q2		1.2	
Reverse Recovery Time	$t_{rr}$	$I_F = I_S, dI_F/dt = 100A/\mu s$	Q1	18		nS
			Q2	18		
Peak Reverse Recovery Current	$I_{RM(REC)}$	$I_F = I_S, dI_F/dt = 100A/\mu s$	Q1	30		A
			Q2	40		
Reverse Recovery Charge	$Q_{rr}$	$I_F = I_S, dI_F/dt = 100A/\mu s$	Q1	5		nC
			Q2	10		


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu sec$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB12K03GP for Asymmetric SOP-8









Outline Drawing








Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°

N-Channel-Q1





## N-Channel-Q2

