


Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH-Q1	N-CH-Q2
$BV_{DSS}$	30V	30V
$R_{DS(on) (MAX.)}$	12m $\Omega$	17m $\Omega$
$I_D$	12A	10A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ( $T_A = 25\text{ }^\circ\text{C}$  Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNIT	
		Q1	Q2		
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V	
Continuous Drain Current	$I_D$	$T_A = 25\text{ }^\circ\text{C}$	12	10	A
		$T_A = 100\text{ }^\circ\text{C}$	8.5	7	
Pulsed Drain Current <sup>1</sup>	$I_{DM}$	48	40		
Avalanche Current	$I_{AS}$	12	12		
Avalanche Energy	$E_{AS}$	7.2	7.2	mJ	
Repetitive Avalanche Energy <sup>2</sup>	$E_{AR}$	3.6	3.6		
Power Dissipation	$P_D$	$T_A = 25\text{ }^\circ\text{C}$	2.00	2.00	W
		$T_A = 100\text{ }^\circ\text{C}$	0.8	0.8	
Operating Junction & Storage Temperature Range	$T_j, T_{stg}$	-55 to 150		$^\circ\text{C}$	

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		25	$^\circ\text{C} / \text{W}$
Junction-to-Ambient <sup>3</sup>	$R_{\theta JA}$		62.5	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle  $\leq 1\%$



<sup>3</sup>62.5°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

**ELECTRICAL CHARACTERISTICS (T<sub>c</sub> = 25 °C, Unless Otherwise Noted)**

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	Q1	30		V
			Q2	30		
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	Q1	1	1.5	3
			Q2	1	1.5	3
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V	Q1			±100
			Q2			±100
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V	Q1			1
			Q2			1
		V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125 °C	Q1			25
			Q2			25
On-State Drain Current <sup>1</sup>	I <sub>D(ON)</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 10V	Q1	12		A
			Q2	10		
Drain-Source On-State Resistance <sup>1</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 12A	Q1		11.5	12.5
		V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A	Q2		14.5	17
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 7A	Q1		16.5	20
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 6A	Q2		21	26
Forward Transconductance <sup>1</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 12A	Q1		20	S
		V <sub>DS</sub> = 5V, I <sub>D</sub> = 10A	Q2		18	
<b>DYNAMIC</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 15V, f = 1MHz	Q1		762	pF
			Q2		597	
Output Capacitance	C <sub>oss</sub>		Q1		150	
			Q2		111	
Reverse Transfer Capacitance	C <sub>rss</sub>		Q1		130	
			Q2		96	
Gate Resistance	R <sub>g</sub>	V <sub>GS</sub> = 15mV, V <sub>DS</sub> = 0V, f = 1MHz	Q1		2.0	Ω
			Q2		2.0	

Total Gate Charge <sup>1,2</sup>	Q <sub>g</sub> (V <sub>GS</sub> =10V)	Q1: V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 12A	Q1	15.2	nC
			Q2	14	
	Q <sub>g</sub> (V <sub>GS</sub> =4.5V)	Q2: V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 10A	Q1	10	
			Q2	7.8	
Gate-Source Charge <sup>1,2</sup>	Q <sub>gs</sub>		Q1	2.1	
			Q2	1.8	
Gate-Drain Charge <sup>1,2</sup>	Q <sub>gd</sub>		Q1	6.5	
			Q2	4.7	
Turn-On Delay Time <sup>1,2</sup>	t <sub>d(on)</sub>	V <sub>DS</sub> = 15V,  I <sub>D</sub> = 1A, V <sub>GS</sub> = 10V, R <sub>GS</sub> = 6Ω	Q1	15	nS
			Q2	10	
Rise Time <sup>1,2</sup>	t <sub>r</sub>		Q1	12	
			Q2	8	
Turn-Off Delay Time <sup>1,2</sup>	t <sub>d(off)</sub>		Q1	25	
			Q2	20	
Fall Time <sup>1,2</sup>	t <sub>f</sub>	Q1	15		
		Q2	10		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T<sub>C</sub> = 25 °C)</b>					
Continuous Current	I <sub>S</sub>		Q1	2.3	A
			Q2	2.3	
Pulsed Current <sup>3</sup>	I <sub>SM</sub>		Q1	9.2	
			Q2	9.2	
Forward Voltage <sup>1</sup>	V <sub>SD</sub>	I <sub>F</sub> = I <sub>S</sub> , V <sub>GS</sub> = 0V	Q1	1.2	V
			Q2	1.2	
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = I <sub>S</sub> , dI <sub>F</sub> /dt = 100A / μS	Q1	18	nS
			Q2	15	
Peak Reverse Recovery Current	I <sub>RM(REC)</sub>		Q1	40	A
			Q2	30	
Reverse Recovery Charge	Q <sub>rr</sub>	Q1	12	nC	
		Q2	10		


<sup>1</sup>Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB12K03V for EDFN 3 x 3




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	E3	e	L	L1	θ1
Min.	0.70	0	0.24	0.10	2.95	2.25		3.15	2.95	1.65			0.30	0	0°
Typ.	0.80		0.30	0.152	3.00	2.35	0.225	3.20	3.00	1.75	0.575	0.65	0.40		10°
Max.	0.90	0.05	0.35	0.25	3.05	2.45		3.25	3.05	1.85			0.50	0.10	12°

Recommended minimum pads





TYPICAL CHARACTERISTICS

