


Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH-Q1	N-CH-Q2
BV _{DSS}	30V	30V
R _{DSON} (MAX.)	12mΩ	17mΩ
I _D	12A	10A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
			Q1	Q2	
Gate-Source Voltage		V _{GS}	±20	±20	V
Continuous Drain Current	T _A = 25 °C	I _D	12	10	A
	T _A = 100 °C		8.5	7	
Pulsed Drain Current ¹		I _{DM}	48	40	
Avalanche Current		I _{AS}	12	12	
Avalanche Energy	L = 0.1mH, ID=12A, RG=25Ω	E _{AS}	7.2	7.2	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	3.6	3.6	
Power Dissipation	T _A = 25 °C	P _D	2.00	2.00	W
	T _A = 100 °C		0.8	0.8	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}		25	°C / W
Junction-to-Ambient ³	R _{θJA}		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³62.5°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS (T_C = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	Q1	30		V
			Q2	30		
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	Q1	1	1.5	3
			Q2	1	1.5	3
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	Q1		±100	nA
			Q2		±100	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 24V, V _{GS} = 0V	Q1		1	μA
			Q2		1	
		V _{DS} = 20V, V _{GS} = 0V, T _J = 125 °C	Q1		25	
			Q2		25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	Q1	12		A
			Q2	10		
Drain-Source On-State Resistance ¹	R _{DSON}	V _{GS} = 10V, I _D = 12A	Q1		11.5	12.5
		V _{GS} = 10V, I _D = 10A	Q2		14.5	17
		V _{GS} = 4.5V, I _D = 7A	Q1		16.5	20
		V _{GS} = 4.5V, I _D = 6A	Q2		21	26
Forward Transconductance ¹	g _f	V _{DS} = 5V, I _D = 12A	Q1		20	S
		V _{DS} = 5V, I _D = 10A	Q2		18	
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz	Q1		762	pF
			Q2		597	
Output Capacitance	C _{oss}		Q1		150	
			Q2		111	
Reverse Transfer Capacitance	C _{rss}	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz	Q1		130	
			Q2		96	
Gate Resistance	R _g		Q1		2.0	Ω
			Q2		2.0	

Total Gate Charge ^{1,2}	$Q_g(V_{GS}=10V)$	Q1: $V_{DS} = 15V, V_{GS} = 10V, I_D = 12A$	Q1		15.2		nC
	$Q_g(V_{GS}=4.5V)$	Q2: $V_{DS} = 15V, V_{GS} = 10V, I_D = 10A$	Q2		14		
Gate-Source Charge ^{1,2}	Q_{gs}	$V_{DS} = 15V, I_D = 10A$	Q1		10		nS
Gate-Drain Charge ^{1,2}	Q_{gd}		Q2		7.8		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$	$V_{DS} = 15V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$	Q1		2.1		nS
Rise Time ^{1,2}	t_r		Q2		1.8		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$	$I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$	Q1		6.5		nS
Fall Time ^{1,2}	t_f		Q2		4.7		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ C$)

Continuous Current	I_S	$I_F = I_S, V_{GS} = 0V$	Q1		2.3	A
			Q2		2.3	
Pulsed Current ³	I_{SM}	$I_F = I_S, dI_F/dt = 100A / \mu s$	Q1		9.2	V
			Q2		9.2	
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$	Q1		1.2	V
			Q2		1.2	
Reverse Recovery Time	t_{rr}	$I_F = I_S, dI_F/dt = 100A / \mu s$	Q1		18	nS
			Q2		15	
Peak Reverse Recovery Current	$I_{RM(REC)}$	$I_F = I_S, dI_F/dt = 100A / \mu s$	Q1		40	A
			Q2		30	
Reverse Recovery Charge	Q_{rr}	$I_F = I_S, dI_F/dt = 100A / \mu s$	Q1		12	nC
			Q2		10	


¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB12K03V for EDFN 3 x 3




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	E3	e	L	L1	θ1
Min.	0.70	0	0.24	0.10	2.95	2.25		3.15	2.95	1.65			0.30	0	0°
Typ.	0.80		0.30	0.152	3.00	2.35	0.225	3.20	3.00	1.75	0.575	0.65	0.40		10°
Max.	0.90	0.05	0.35	0.25	3.05	2.45		3.25	3.05	1.85			0.50	0.10	12°

Recommended minimum pads



TYPICAL CHARACTERISTICS

