




N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	30V
$R_{DS(on)} (MAX.)$	11.5m Ω
I_D	9A



Bottom View



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_A = 25\text{ }^\circ\text{C}$	I_D	9	A
	$T_A = 70\text{ }^\circ\text{C}$		5.9	
Pulsed Drain Current ¹		I_{DM}	36	
Avalanche Current		I_{AS}	10	
Avalanche Energy	$L = 0.1\text{mH}, I_D = 10\text{A}, R_G = 25\Omega$	E_{AS}	5	mJ
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	2.5	
Power Dissipation	$T_A = 25\text{ }^\circ\text{C}$	P_D	2.08	W
	$T_A = 70\text{ }^\circ\text{C}$		1.33	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		12	$^\circ\text{C} / \text{W}$
Junction-to-Ambient ³	$R_{\theta JA}$		60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

³60 $^\circ\text{C} / \text{W}$ when mounted on a 1 in² pad of 2 oz copper.



ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1	1.7	3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 24V, V _{GS} = 0V			1	μA
		V _{DS} = 20V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	9			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 9A		9.7	11.5	mΩ
		V _{GS} = 4.5V, I _D = 6A		13	16	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 9A		15		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz		1050		pF
Output Capacitance	C _{oss}			141		
Reverse Transfer Capacitance	C _{rss}			87		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		2.3		Ω
Total Gate Charge ^{1,2}	Q _g (V _{GS} =10V)	V _{DS} = 15V, V _{GS} = 10V, I _D = 9A		17.6		nC
	Q _g (V _{GS} =4.5V)			9.0		
Gate-Source Charge ^{1,2}	Q _{gs}			2.6		
Gate-Drain Charge ^{1,2}	Q _{gd}			4.0		
Turn-On Delay Time ^{1,2}	t _{d(on)}		V _{DS} = 15V, I _D = 1A, V _{GS} = 10V, R _{GS} = 6Ω		8	
Rise Time ^{1,2}	t _r			8		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			15		
Fall Time ^{1,2}	t _f			10		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_C = 25 °C)						
Continuous Current	I _S				9	A
Pulsed Current ³	I _{SM}				36	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.2	V
Reverse Recovery Time	t _{rr}	I _F = I _S , dI _F /dt = 100A / μS		18		nS
Reverse Recovery Charge	Q _{rr}			10		nC


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB12N03VAT for EDFN 2 x 2



Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	e	F	f	K1	K2	L	K3	K4	K5
Min.	0.50	0.00	0.25		1.9	1.0	0.13	1.9	1.1	0.65				0.306	0.10	0.2	0.10	0.27	0.17
Typ.		0.02	0.30	0.1	2.0	1.1	0.25	2.0	1.2	0.75	0.65	0.15	45°	0.356	0.15	0.25	0.15		0.22
Max.	0.65	0.05	0.35		2.1	1.2	0.35	2.1	1.3	0.88				0.406	0.20	0.3	0.20		0.27

Recommended minimum pads

