



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV <sub>DSS</sub>	100V
R <sub>DSON</sub> (MAX.)	16.5mΩ
I <sub>D</sub>	44A



UIS, R<sub>G</sub> 100% Tested

Pb-Free Lead Plating & Halogen Free



**ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±20	V
Continuous Drain Current	T <sub>C</sub> = 25 °C	I <sub>D</sub>	44	A
	T <sub>C</sub> = 100 °C		28	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	100	
Avalanche Current		I <sub>AS</sub>	20	
Avalanche Energy	L = 0.1mH, ID=20A, RG=25Ω	E <sub>AS</sub>	20	mJ
Repetitive Avalanche Energy <sup>2</sup>	L = 0.05mH	E <sub>AR</sub>	10	
Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	50	W
	T <sub>C</sub> = 100 °C		20	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>	2.5	2.5	°C / W
Junction-to-Ambient	R <sub>θJA</sub>		62	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ , Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	100			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.0	2.0	3.0	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 20V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 80V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 70V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 10V$	44			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 20A$		14	16.5	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 10A$		16.5	21	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 20A$		42		S
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 50V, f = 1\text{MHz}$		4505		$\text{pF}$
Output Capacitance	$C_{oss}$			195		
Reverse Transfer Capacitance	$C_{rss}$			44		
Gate Resistance	$R_g$	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		1.6		$\Omega$
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 50V, V_{GS} = 10V, I_D = 20A$		64		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			15		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			11		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 50V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		20		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			20		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			50		
Fall Time <sup>1,2</sup>	$t_f$			25		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ )						
Continuous Current	$I_S$				44	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				100	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	$t_{rr}$	$I_F = 20A, dI_F/dt = 100A/\mu\text{s}$		30		$\text{nS}$
Reverse Recovery Charge	$Q_{rr}$			130		

<sup>1</sup>Pulse test : Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .<sup>2</sup>Independent of operating temperature.







<sup>3</sup>Pulse width limited by maximum junction temperature.






Ordering & Marking Information:

Device Name: EMB14N10H for EDFN 5 x 6




TYPICAL CHARACTERISTICS





Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

