


Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

	Q1	Q2
BVDSS	40V	40V
$R_{DSON (MAX.)}@V_{GS}=10V$	18mΩ	18mΩ
$R_{DSON (MAX.)}@V_{GS}=4.5V$	25mΩ	25mΩ
$I_D @T_C=25^{\circ}C$	28A	28A
$I_D @T_A=25^{\circ}C$	10A	10A

▪ Pin Description:



DFN3.0X3.0A-08

Dual N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free

•ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)



PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNIT	
		Q1	Q2		
Gate-Source Voltage	V_{GS}	20/-20	20/-20	V	
Continuous Drain Current	I_D	$T_C = 25^{\circ}C$	28	28	A
		$T_C = 100^{\circ}C$	18	18	
Continuous Drain Current	I_D	$T_A = 25^{\circ}C$	10	10	
		$T_A = 70^{\circ}C$	8	8	
Pulsed Drain Current ¹	I_{DM}	95	95		
Avalanche Current	I_{AS}	25	25		
Avalanche Energy	EAS	L = 0.1mH	31	31	mJ
		L = 0.01mH	3	3	
Repetitive Avalanche Energy ²	EAS	16	16		
Power Dissipation	P_D	$T_C = 25^{\circ}C$	24	24	W
		$T_C = 100^{\circ}C$	9.6	9.6	
Power Dissipation	P_D	$T_A = 25^{\circ}C$	3.1	3.1	W
		$T_A = 70^{\circ}C$	2	2	
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150		$^{\circ}C$	

• 100% UIS testing in condition of $V_D=35V, L=0.1mH, V_G=10V, I_L=15A$, Rated $V_{DS}=40V$ N-CH_Q1

• 100% UIS testing in condition of $V_D=35V, L=0.1mH, V_G=10V, I_L=15A$, Rated $V_{DS}=40V$ N-CH_Q2

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM		UNIT
			Q1	Q2	
Junction-to-Case	$R_{\theta JC}$		5.2	5.2	$^{\circ}C/W$
Junction-to-Ambient ³	$R_{\theta JA}$	$t \leq 10s$	40	40	
		Steady-State	60	60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³60 $^{\circ}C/W$ when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test

▪ Q1_ELECTRICAL CHARACTERISTICS (T_j = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	40			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	1.2	1.8	2.5	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = +20V/-20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 40V, V _{GS} = 0V			1	uA
		V _{DS} = 32V, V _{GS} = 0V, T _j = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	28			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 17A		15	18	mΩ
		V _{GS} = 4.5V, I _D = 10A		19	25	
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 20V, f = 1MHz		619		pF
Output Capacitance ⁵	C _{oss}			77		
Reverse Transfer Capacitance ⁵	C _{rss}			50		
Gate Resistance ^{4,5}	R _g	f = 1MHz		0.7		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 20V, V _{GS} = 10V, I _D = 7A		12		nC
	Q _g (V _{GS} =4.5V)			5.6		
Gate-Source Charge ^{1,2,5}	Q _{gs}			2.5		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			2.1		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = 20V, V _{GS} = 10V, I _D = 5A, R _g = 3Ω		5.6		nS
Rise Time ^{1,2,5}	t _r			8		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			13		
Fall Time ^{1,2,5}	t _f			6.6		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				28	A
Pulsed Current ³	I _{SM}				95	
Forward Voltage ^{1,4}	V _{SD}	I _F = 7A, V _{GS} = 0V			1.3	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 7A, di/dt = 100A / uS		7.5		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			0.6		A
Reverse Recovery Charge ⁵	Q _{rr}			2.4		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.



▪Q1_TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig.10. Single Pulse Maximum Power Dissipation




Fig.11. Effective Transient Thermal Impedance

▪ Q2_ELECTRICAL CHARACTERISTICS (T_j = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	40			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	1.2	1.8	2.5	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = +20V/-20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 40V, V _{GS} = 0V			1	uA
		V _{DS} = 32V, V _{GS} = 0V, T _j = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	28			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 17A		15	18	mΩ
		V _{GS} = 4.5V, I _D = 10A		19	25	
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 20V, f = 1MHz		628		pF
Output Capacitance ⁵	C _{oss}			77		
Reverse Transfer Capacitance ⁵	C _{rss}			50		
Gate Resistance ^{4,5}	R _g	f = 1MHz		1.0		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 20V, V _{GS} = 10V, I _D = 7A		12		nC
	Q _g (V _{GS} =4.5V)			5.6		
Gate-Source Charge ^{1,2,5}	Q _{gs}			2.6		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			2		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = 20V, V _{GS} = 10V, I _D = 5A, R _g = 3Ω		6.6		nS
Rise Time ^{1,2,5}	t _r			8.1		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			15		
Fall Time ^{1,2,5}	t _f			2.4		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				28	A
Pulsed Current ³	I _{SM}				95	
Forward Voltage ^{1,4}	V _{SD}	I _F = 7A, V _{GS} = 0V			1.3	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 7A, di/dt = 100A / uS		7.9		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			0.6		A
Reverse Recovery Charge ⁵	Q _{rr}			2.5		nC

¹ Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

² Independent of operating temperature.

³ Pulse width limited by maximum junction temperature.

⁴ Guarantee by FT test Item

⁵ Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.



Q2_TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig.10. Single Pulse Maximum Power Dissipation





Fig.11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name:EMB18A04VB for DFN3.0X3.0A-08



→ B18A04 : Device Name

→ ABCDEFG: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)

DEFG: Serial No.


Outline Drawing




Dimension in mm

Dimension	A	A1	A3	b	D	E	D2	E2	e	H	K	K1	L
Min.	0.7	0		0.3	2.9	2.9	0.655	2.4	0.55				0.33
Typ.	0.75	0.02	0.2	0.35	3	3	0.755	2.5	0.65	0.25	0.3	0.35	0.27
Max.	0.8	0.05		0.4	3.1	3.1	0.855	2.6	0.75				0.32

Recommended minimum pads



◆ Tape&Reel Information:5000pcs/Reel



產品別	DFN3.0X3.0A-8L
Reel尺寸	13"
編帶方式	<p>FEEED DIRECTION</p>

Dimension in mm

Dimension	Carrier tape									Reel	
	A0	B0	D0	E	K0	P0	P1	P2	W	R	R1
Typ.	3.30	3.30	1.50	1.75	1.10	4.00	8.00	2.00	12.00	12.40	330.00
±	0.30	0.20	0.20	0.20	0.40	0.20	0.20	0.20	0.50	REF	REF