


Dual P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	-30V
R _{DSON} (MAX.)	35mΩ
I _D	-6.5A



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNIT
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _D	-6.5	A
		-4.9	
Pulsed Drain Current ¹	I _{DM}	-26	
Power Dissipation	P _D	2	W
		1.08	
Operating Junction & Storage Temperature Range	T _j , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}	25	62.5	°C / W
Junction-to-Ambient ³	R _{θJA}			

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³62.5°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1.0	-1.5	-3.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{V}, V_{GS} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -24\text{V}, V_{GS} = 0\text{V}$			-1	μA
		$V_{DS} = -20\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = -5\text{V}, V_{GS} = -10\text{V}$	-6.5			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -10\text{V}, I_D = -6.5\text{A}$		30	35	$\text{m}\Omega$
		$V_{GS} = -5\text{V}, I_D = -4.5\text{A}$		43	55	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5\text{V}, I_D = -6.5\text{A}$		12		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0\text{V}, V_{DS} = -15\text{V}, f = 1\text{MHz}$		910		pF
Output Capacitance	C_{oss}			143		
Reverse Transfer Capacitance	C_{rss}			108		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0\text{V}, f = 1\text{MHz}$		4.0		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = -15\text{V}, V_{GS} = -10\text{V}, I_D = -6.5\text{A}$		13.3		nC
Gate-Source Charge ^{1,2}	Q_{gs}			2.1		
Gate-Drain Charge ^{1,2}	Q_{gd}			3.2		
Turn-On Delay Time ^{1,2}	$t_{d(\text{on})}$	$V_{DS} = -15\text{V}, I_D = -1\text{A}, V_{GS} = -10\text{V}, R_{GS} = 6\Omega$		12		nS
Rise Time ^{1,2}	t_r			18		
Turn-Off Delay Time ^{1,2}	$t_{d(\text{off})}$			38		
Fall Time ^{1,2}	t_f			22		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_C = 25^\circ\text{C}$)						
Continuous Current	I_S	$I_F = I_S, V_{GS} = 0\text{V}$			-2.3	A
Pulsed Current ³	I_{SM}				-9.2	
Forward Voltage ¹	V_{SD}				-1.3	
Reverse Recovery Time	t_{rr}			55		
Reverse Recovery Charge	Q_{rr}			3		


¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB30B03V for EDFN 3 x 3




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	E3	e	L	L1	θ_1
Min.	0.70	0	0.24	0.10	2.95	2.25		3.15	2.95	1.65			0.30	0	0°
Typ.	0.80		0.30	0.152	3.00	2.35	0.225	3.20	3.00	1.75	0.575	0.65	0.40		10°
Max.	0.90	0.05	0.35	0.25	3.05	2.45		3.25	3.05	1.85			0.50	0.10	12°

Recommended minimum pads



TYPICAL CHARACTERISTICS

