



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV <sub>DSS</sub>	40V
R <sub>DSON</sub> (MAX.)	28mΩ
I <sub>D</sub>	12A



UIS, R<sub>G</sub> 100% Tested

Pb-Free Lead Plating & Halogen Free



**ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±20	V
Continuous Drain Current	T <sub>C</sub> = 25 °C	I <sub>D</sub>	12	A
	T <sub>C</sub> = 100 °C		8	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	48	
Avalanche Current		I <sub>AS</sub>	10	
Avalanche Energy	L = 0.1mH, ID=10A, RG=25Ω	E <sub>AS</sub>	5	mJ
Repetitive Avalanche Energy <sup>2</sup>	L = 0.05mH	E <sub>AR</sub>	2	
Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	30	W
	T <sub>C</sub> = 100 °C		12	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>	4.1	4.1	°C / W
Junction-to-Ambient	R <sub>θJA</sub>		80	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	40			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.5	2.3	3.2	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 20V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 32V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 30V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	12			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 10A$		24	28	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 8A$		38	45	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 10A$		19		S
<b>DYNAMIC</b>						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 20V, f = 1\text{MHz}$		527		$\text{pF}$
Output Capacitance	$C_{oss}$			81		
Reverse Transfer Capacitance	$C_{rss}$			59		
Gate Resistance	$R_g$	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		2.5		$\Omega$
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 20V, V_{GS} = 10V, I_D = 10A$		13.7		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			2.1		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			4.2		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 20V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		10		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			8.5		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			13		
Fall Time <sup>1,2</sup>	$t_f$			15		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_c = 25^\circ\text{C}</math>)</b>						
Continuous Current	$I_S$				12	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				48	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	$t_{rr}$	$I_F = 5A, dI_F/dt = 100A/\mu\text{s}$		15		nS
Reverse Recovery Charge	$Q_{rr}$			8		nC


<sup>1</sup>Pulse test : Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.

<sup>3</sup>Pulse width limited by maximum junction temperature.







Ordering & Marking Information:






Device Name: EMB35N04A for DPAK (TO-252)






TYPICAL CHARACTERISTICS





Outline Drawing



Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	0.95	0.30	0.40	0.60	0.40	5.30	6.70	2.20	6.40	4.80	9.20	0.89	0.90	0.50	0.00	2.10
Max.	2.50	1.30	0.85	0.94	1.00	0.60	6.20	7.30	3.00	6.70	5.45	10.15	1.70	1.65	1.10	0.30	2.50

Footprint

