



**Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor**

**Product Summary:**

BV <sub>DSS</sub>	60V
R <sub>DSON</sub> (MAX.)	60mΩ
I <sub>D</sub>	5A



UIS, 100% Tested

Pb-Free Lead Plating



**ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±20	V
Continuous Drain Current	T <sub>C</sub> = 25 °C	I <sub>D</sub>	5	A
	T <sub>C</sub> = 100 °C		3.6	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	20	
Avalanche Current		I <sub>AS</sub>	12	
Avalanche Energy	L = 0.1mH, ID=7.5A, RG=25Ω	E <sub>AS</sub>	7.2	mJ
Repetitive Avalanche Energy <sup>2</sup>	L = 0.05mH	E <sub>AR</sub>	3.6	
Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	5	W
	T <sub>C</sub> = 100 °C		2	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

100% UIS testing in condition of V<sub>D</sub>=30V, L=0.1mH, V<sub>G</sub>=10V, I<sub>L</sub>=5A, Rated V<sub>DS</sub>=60V N-CH

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>	25	62.5	°C / W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>			

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>62.5°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.


ELECTRICAL CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	60			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.0	2.0	3.2	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 20V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 48V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 40V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 10V$	5			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 5A$		50	60	$\text{m}\Omega$
		$V_{GS} = 5V, I_D = 4A$		58	75	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 5A$		13		S
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 30V, f = 1\text{MHz}$		633		$\text{pF}$
Output Capacitance	$C_{oss}$			67		
Reverse Transfer Capacitance	$C_{rss}$			44		
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 30V, V_{GS} = 10V, I_D = 5A$		13.8		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			2.8		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			4.0		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 30V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		10		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			7.5		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			18		
Fall Time <sup>1,2</sup>	$t_f$			6		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ )						
Continuous Current	$I_S$				2.3	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				9.2	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$			1.2	V


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .<sup>2</sup>Independent of operating temperature.<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB60A06S for DIP-8



Outline Drawing



Dimension in mm

Dimension	A	A1	A2	b	b2	b3	c	D	E	E1	e	HE	L
in.		0.38	2.92	0.25	1.14	0.76	0.20	9.01	6.09	7.62			2.92
Typ.											2.54		
Max.	5.34		4.96	0.56	1.78	1.15	0.36	10.16	7.12	8.26		10.92	3.81

