



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	60V
$R_{DS(on)} (MAX.)$	58m Ω
I_D	15A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_C = 25\text{ }^{\circ}\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25\text{ }^{\circ}\text{C}$	I_D	15	A
	$T_C = 100\text{ }^{\circ}\text{C}$		9	
Pulsed Drain Current ¹		I_{DM}	60	
Avalanche Current		I_{AS}	12	mJ
Avalanche Energy	$L = 0.1\text{mH}, I_D = 12\text{A}, R_G = 25\Omega$	E_{AS}	7.2	
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	3.6	
Power Dissipation	$T_C = 25\text{ }^{\circ}\text{C}$	P_D	21	W
	$T_C = 100\text{ }^{\circ}\text{C}$		8.7	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		5.7	$^{\circ}\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		75	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT	
			MIN	TYP	MAX		
STATIC							
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	60			V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	1.0	2.0	2.9		
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 48V, V_{GS} = 0V$			1	μA	
		$V_{DS} = 40V, V_{GS} = 0V, T_J = 125\text{ }^{\circ}C$			25		
On-State Drain Current ¹	$I_{D(ON)}$	$V_{DS} = 10V, V_{GS} = 10V$	15			A	
Drain-Source On-State Resistance ¹	$R_{DS(ON)}$	$V_{GS} = 10V, I_D = 10A$		50	58	m Ω	
		$V_{GS} = 5V, I_D = 6A$		56	72		
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 10A$		19		S	
DYNAMIC							
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 20V, f = 1MHz$		562		pF	
Output Capacitance	C_{oss}			41			
Reverse Transfer Capacitance	C_{rss}			31			
Gate Resistance	R_g	$V_{GS} = 15mV, V_{DS} = 0V, f = 1MHz$		1.5		Ω	
Total Gate Charge ^{1,2}	$Q_g(V_{GS}=10V)$	$V_{DS} = 20V, V_{GS} = 10V,$ $I_D = 10A$		14.8	20.5	nC	
	$Q_g(V_{GS}=5V)$			8.5	10		
Gate-Source Charge ^{1,2}	Q_{gs}			2.1			
Gate-Drain Charge ^{1,2}	Q_{gd}			5.2			
Turn-On Delay Time ^{1,2}	$t_{d(on)}$	$V_{DS} = 20V,$ $I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		10		nS	
Rise Time ^{1,2}	t_r			7.5			
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$			18			
Fall Time ^{1,2}	t_f			6			
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _C = 25 °C)							
Continuous Current	I_S				15	A	
Pulsed Current ³	I_{SM}				60		
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$			1.3	V	
Reverse Recovery Time	t_{rr}	$I_F = 5A, dI_F/dt = 100A / \mu S$		15		nS	
Reverse Recovery Charge	Q_{rr}			8		nC	


¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.







Ordering & Marking Information:






Device Name: EMB60N06H for EDFN 5 x 6






TYPICAL CHARACTERISTICS





Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

