




P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	-30V
R _{DSON} (MAX.)	85mΩ
I _D	-3.6A



Bottom View



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current	T _A = 25 °C	I _D	-3.6	A
	T _A = 70 °C		-2.8	
Pulsed Drain Current ¹		I _{DM}	-14	
Power Dissipation	T _A = 25 °C	P _D	2.08	W
	T _A = 70 °C		1.33	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}	12	60	°C / W
Junction-to-Ambient ³	R _{θJA}			

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³60°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1	-1.5	-3	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
		$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -10\text{V}$	-3.6			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -10\text{V}, I_D = -3.6\text{A}$		75	85	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_D = -2.5\text{A}$		125	145	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -3\text{A}$		5		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -10\text{V}, f = 1\text{MHz}$		337		
Output Capacitance	C_{oss}			48		pF
Reverse Transfer Capacitance	C_{rss}			36		
Gate Resistance	R_g	$V_{\text{GS}} = 15\text{mV}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		6.0		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{\text{DS}} = -10\text{V}, V_{\text{GS}} = -10\text{V}, I_D = -3\text{A}$		5.1		
Gate-Source Charge ^{1,2}	Q_{gs}			0.9		nC
Gate-Drain Charge ^{1,2}	Q_{gd}			1.1		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$			15		
Rise Time ^{1,2}	t_r	$V_{\text{DS}} = -10\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GS}} = 6\Omega$		30		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			35		
Fall Time ^{1,2}	t_f			30		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				-3.6	
Pulsed Current ³	I_{SM}				-14	
Forward Voltage ¹	V_{SD}	$I_F = I_s, V_{\text{GS}} = 0\text{V}$			-1.2	V


¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB80P03VAT for EDFN 2 x 2




Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	e	F	f	K1	K2	L	K3	K4	K5
Min.	0.50	0.00	0.25		1.9	1.0	0.13	1.9	1.1	0.65				0.306	0.10	0.2	0.10	0.27	0.17
Typ.		0.02	0.30	0.1	2.0	1.1	0.25	2.0	1.2	0.75	0.65	0.15	45°	0.356	0.15	0.25	0.15		0.22
Max.	0.65	0.05	0.35		2.1	1.2	0.35	2.1	1.3	0.88				0.406	0.20	0.3	0.20		0.27

Recommended minimum pads



TYPICAL CHARACTERISTICS

