


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV <sub>DSS</sub>	80V
R <sub>DSON</sub> (MAX.)	85mΩ
I <sub>D</sub>	5.2A



UIS, R<sub>G</sub> 100% Tested

Pb-Free Lead Plating & Halogen Free



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±20	V
Continuous Drain Current	T <sub>A</sub> = 25 °C	I <sub>D</sub>	5.2	A
	T <sub>A</sub> = 100 °C		3.9	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	20	
Avalanche Current		I <sub>AS</sub>	6	
Avalanche Energy	L = 0.1mH, ID=6A, RG=25Ω	E <sub>AS</sub>	1.8	mJ
Repetitive Avalanche Energy <sup>2</sup>	L = 0.05mH	E <sub>AR</sub>	0.9	
Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.5	W
	T <sub>A</sub> = 100 °C		1	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>	6	50	°C / W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>			

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>50°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	80			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.0	1.7	3.0	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 20V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 64V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 60V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 10V$	5.2			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 5A$		73	85	$\text{m}\Omega$
		$V_{GS} = 5V, I_D = 3A$		90	110	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 5A$		10		S
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 30V, f = 1\text{MHz}$		620		$\text{pF}$
Output Capacitance	$C_{oss}$			44		
Reverse Transfer Capacitance	$C_{rss}$			37		
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 40V, V_{GS} = 10V, I_D = 5A$		12		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			1.2		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			3.3		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 40V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		9		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			6.5		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			12		
Fall Time <sup>1,2</sup>	$t_f$			7.5		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ )						
Continuous Current	$I_S$				2.3	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				9.2	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$			1.3	V


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB90N08V for EDFN 3 x 3




Outline Drawing



Dimension	A	A1	b	c	D	D1	E	E1	E2	E3	e	L	L1	$\theta_1$
Min.	0.70	0	0.24	0.10	2.95	2.25	3.15	2.95	1.65			0.30		0°
Typ.	0.80		0.30	0.152	3.00	2.35	3.20	3.00	1.75	0.575	0.65	0.40	0.13	10°
Max.	0.90	0.05	0.37	0.25	3.15	2.45	3.40	3.15	1.96			0.50		12°

Recommended minimum pads



TYPICAL CHARACTERISTICS

