


N & P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH	P-CH
BV _{DSS}	100V	-100V
R _{DSON} (MAX.)	150mΩ	250mΩ
I _D	3A	-2.5A



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
Gate-Source Voltage		V_{GS}	N-CH	P-CH	V
			± 20	± 20	
Continuous Drain Current	$T_c = 25^\circ\text{C}$	I_D	3	-2.5	A
	$T_c = 100^\circ\text{C}$		2.1	-1.8	
Pulsed Drain Current ¹		I_{DM}	12	-10	
Power Dissipation	$T_c = 25^\circ\text{C}$	P_D	10		W
	$T_c = 100^\circ\text{C}$		4		
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		12	°C / W
Junction-to-Ambient	$R_{\theta JA}$		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	N-CH	100		V
		$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	P-CH	-100		
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	N-CH	1.0	2.0	3.0
		$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	P-CH	-1.0	-1.5	-3.0
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$	N-CH			± 100
		$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$	P-CH			± 100
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 80\text{V}, V_{\text{GS}} = 0\text{V}$	N-CH			1
		$V_{\text{DS}} = -80\text{V}, V_{\text{GS}} = 0\text{V}$	P-CH			-1
		$V_{\text{DS}} = 70\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$	N-CH			25
		$V_{\text{DS}} = -70\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$	P-CH			-25
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 5\text{V}, V_{\text{GS}} = 10\text{V}$	N-CH	3		A
		$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -10\text{V}$	P-CH	-2.5		
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10\text{V}, I_D = 2\text{A}$	N-CH		125	150
		$V_{\text{GS}} = -10\text{V}, I_D = -1.5\text{A}$	P-CH		210	250
		$V_{\text{GS}} = 5\text{V}, I_D = 1.5\text{A}$	N-CH		168	225
		$V_{\text{GS}} = -5\text{V}, I_D = -1\text{A}$	P-CH		280	375
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 5\text{V}, I_D = 2\text{A}$	N-CH		8	S
		$V_{\text{DS}} = -5\text{V}, I_D = -1.5\text{A}$	P-CH		7	
DYNAMIC						
Input Capacitance	C_{iss}	$N\text{-CH}$ $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 20\text{V}, f = 1\text{MHz}$ $P\text{-CH}$ $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -20\text{V}, f = 1\text{MHz}$	N-CH		1030	pF
			P-CH		2018	
Output Capacitance	C_{oss}		N-CH		50	
			P-CH		82	
Reverse Transfer Capacitance	C_{rss}		N-CH		42	
			P-CH		61	

Total Gate Charge ^{1,2}	Q_g	N-CH $V_{DS} = 80V, V_{GS} = 10V,$ $I_D = 2A$ P-CH $V_{DS} = -80V, V_{GS} = -10V,$ $I_D = -1.5A$	N-CH		23		nC
Gate-Source Charge ^{1,2}	Q_{gs}		P-CH		31		
Gate-Drain Charge ^{1,2}	Q_{gd}		N-CH		2.3		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$		P-CH		6.3		
Rise Time ^{1,2}	t_r		N-CH		6.1		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$		P-CH		4.5		
Fall Time ^{1,2}	t_f	N-CH $V_{DS} = 50V,$ $I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$ P-CH $V_{DS} = -50V,$ $I_D = -1A, V_{GS} = -10V, R_{GS} = 6\Omega$	N-CH		12		nS
			P-CH		12		
			N-CH		20		
			P-CH		55		
			N-CH		25		
			P-CH		40		
		$I_F = I_S, V_{GS} = 0V$	N-CH		25		A
			P-CH		40		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ C$)

Continuous Current	I_S	N-CH P-CH			3	A	
Pulsed Current ³	I_{SM}				-2.5		
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$	N-CH		12	V	
			P-CH		-10		
			N-CH		1.3	V	
			P-CH		-1.3		


¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMBA5C10A for DPAK (TO-252)




Outline Drawing









Dimension in mm






Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	1.10	0.30	0.55	0.40	0.40	5.30	6.70	2.20	6.30	4.80	9.20	1.30	0.90	0.50	0.00	1.17
Max.	2.50	1.30	0.70	0.75	0.80	0.60	5.70	7.30	3.00	6.70	5.45	10.15	1.70	1.50	1.10	0.30	1.37

Footprint



N-Channel





P-Channel

