


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV <sub>DSS</sub>	100V
R <sub>DSON</sub> (MAX.)	500mΩ
I <sub>D</sub>	1.5A



UIS 100% Tested

Pb-Free Lead Plating & Halogen Free



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNIT
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current	I <sub>D</sub>	1.5	A
		0.9	
Pulsed Drain Current <sup>1</sup>	I <sub>DM</sub>	6	
Power Dissipation	P <sub>D</sub>	2	W
		0.8	
Operating Junction & Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>	25	62.5	°C / W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>			

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>62.5°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})DSS}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	100			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1	2	3	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 20V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 80V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 70V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 10V$	1.5			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 1.5A$		450	500	$\text{m}\Omega$
		$V_{GS} = 5V, I_D = 0.5A$		485	570	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 1.5A$		2		s
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 50V, f = 1\text{MHz}$		328		$\text{pF}$
Output Capacitance	$C_{oss}$			35		
Reverse Transfer Capacitance	$C_{rss}$			21		
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 15V, V_{GS} = 10V, I_D = 1.5A$		7.6		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			1.1		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			2.7		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 15V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		12		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			15		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			25		
Fall Time <sup>1,2</sup>	$t_f$			20		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )						
Continuous Current	$I_S$	$I_F = I_S, V_{GS} = 0V$			1.5	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				6	
Forward Voltage <sup>1</sup>	$V_{SD}$				1.2	
Reverse Recovery Time	$t_{rr}$			30		
Reverse Recovery Charge	$Q_{rr}$			60		


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

### Ordering & Marking Information:

Device Name: EMBE0A10G for SOP-8



### Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
in.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°

