



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	250V
$R_{DS(on)} (MAX.)$	$1\ \Omega$
I_D	4.4A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_C = 25\ ^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25\ ^\circ\text{C}$	I_D	4.4	A
	$T_C = 100\ ^\circ\text{C}$		2.6	
Pulsed Drain Current ¹		I_{DM}	17.6	
Avalanche Current		I_{AS}	1	mJ
Avalanche Energy	$L = 3\text{mH}, I_D = 1\text{A}, R_G = 25\ \Omega$	E_{AS}	1.5	
Repetitive Avalanche Energy ²	$L = 1\text{mH}$	E_{AR}	0.5	
Power Dissipation	$T_C = 25\ ^\circ\text{C}$	P_D	29	W
	$T_C = 100\ ^\circ\text{C}$		11	
Operating Junction & Storage Temperature Range		$T_{j, T_{stg}}$	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		4.2	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 10mA	250			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1	2	3	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 200V, V _{GS} = 0V			1	μA
		V _{DS} = 200V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	4.4			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 2.2A		0.82	1.0	Ω
		V _{GS} = 5V, I _D = 1.1A		0.90	1.1	
Forward Transconductance ¹	g _{fs}	V _{DS} = 50V, I _D = 2.2A		2.3		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz		1224		pF
Output Capacitance	C _{oss}			27		
Reverse Transfer Capacitance	C _{rss}			23		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		2.0		Ω
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 200V, V _{GS} = 10V, I _D = 2.2A		32		nC
Gate-Source Charge ^{1,2}	Q _{gs}			4		
Gate-Drain Charge ^{1,2}	Q _{gd}			8.1		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 125V, I _D = 1A, V _{GS} = 10V, R _G = 6Ω		10		nS
Rise Time ^{1,2}	t _r			65		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			20		
Fall Time ^{1,2}	t _f			35		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _c = 25 °C)						
Continuous Current	I _S				4.4	A
Pulsed Current ³	I _{SM}				17.6	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.3	V
Reverse Recovery Time	t _{rr}	I _F = 4.4A, dI _F /dt = 100A / μS		125		nS
Reverse Recovery Charge	Q _{rr}			500		nC


¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMBJ0N25CS for IPAK (TO-251)



Outline Drawing



Dimension in mm

Dimension	A	A1	B	B2	C	D	D2	D3	E	E2	H	L	L1	P
Min.	2.10	0.90	0.40	0.60	0.40	5.30	6.70	3.40	6.30	4.80	10.2	0.89	0.90	2.10
Max.	2.50	1.50	0.90	1.15	0.60	6.25	7.30	4.30	6.80	5.50	11.5	1.40	1.80	2.50



TYPICAL CHARACTERISTICS

