



### N-Channel Logic Level Enhancement Mode Field Effect Transistor

#### Product Summary:

BV <sub>DSS</sub>	75V
R <sub>DSON</sub> (MAX.)	6.5mΩ
I <sub>D</sub>	132A



UIS, R<sub>G</sub> 100% Tested

Pb-Free Lead Plating



#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V <sub>GS</sub>	±30	V
Continuous Drain Current	T <sub>C</sub> = 25 °C	I <sub>D</sub>	132	A
	T <sub>C</sub> = 100 °C		103	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	380	
Avalanche Current		I <sub>AS</sub>	90	
Avalanche Energy	L = 0.1mH, ID=90A, RG=25Ω	E <sub>AS</sub>	405	mJ
Repetitive Avalanche Energy <sup>2</sup>	L = 0.05mH	E <sub>AR</sub>	202	
Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	227	W
	T <sub>C</sub> = 100 °C		90	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

100% UIS testing in condition of V<sub>D</sub>=38V, L=0.1mH, V<sub>G</sub>=10V, I<sub>L</sub>=60A, Rated V<sub>DS</sub>=75V N-CH

#### THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>	0.55	60	°C / W
Junction-to-Ambient	R <sub>θJA</sub>			

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%



ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	75			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	2.0	3.0	4.0	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 30V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 60V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 50V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	132			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 40A$		5.6	6.5	$\text{m}\Omega$
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 40A$		50		S
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 40V, f = 1\text{MHz}$		3202		pF
Output Capacitance	$C_{oss}$			344		
Reverse Transfer Capacitance	$C_{rss}$			41		
Gate Resistance	$R_g$	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		1.8		$\Omega$
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 40V, V_{GS} = 10V, I_D = 40A$		37		nC
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			21		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			7.8		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 40V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		50		nS
Rise Time <sup>1,2</sup>	$t_r$			150		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			100		
Fall Time <sup>1,2</sup>	$t_f$			160		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ )						
Continuous Current	$I_S$				132	A
Pulsed Current <sup>3</sup>	$I_{SM}$				380	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = 40A, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	$t_{rr}$	$I_F = 20A, dI_F/dt = 100A/\mu\text{s}$		90		nS
Reverse Recovery Charge	$Q_{rr}$			310		nC


<sup>1</sup>Pulse test : Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.

<sup>3</sup>Pulse width limited by maximum junction temperature.







Ordering & Marking Information:






Device Name: EMC07N08E for TO-220






TYPICAL CHARACTERISTICS





Outline Drawing



Dimension in mm

Dimension	A	b	b1	c	c2	E	L1	L2	L3	L4	Ø	e	f	g	h
Min.	4.20	0.70	0.90	0.30	1.10	9.80	2.55	6.10	14.80	13.50	3.40	2.35	1.30	3.40	2.40
Max.	4.80	1.10	1.50	0.70	1.50	10.50	2.85	6.50	15.40	14.50	3.80	2.75	1.90	3.80	3.00