Preferred Devices

Dual Common Base-Collector Bias Resistor Transistors NPN and PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. These digital transistors are designed to replace a single device and its external resistor bias network. The BRT eliminates these individual components by integrating them into a single device. In the EMC5DXV5T1 series, two complementary BRT devices are housed in the SOT–553 package which is ideal for low power surface mount applications where board space is at a premium.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch Tape and Reel
- Lead Free

MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted, common for Q_1 and Q_2 , – minus sign for Q_1 (PNP) omitted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V _{CBO}	50	Vdc
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector Current	۱ _C	100	mAdc

THERMAL CHARACTERISTICS


Characteristic (One Junction Heated)	Symbol	Мах	Unit
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	P _D	357 (Note 1) 2.9 (Note 1)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	R_{\thetaJA}	350 (Note 1)	°C/W
Characteristic (Both Junctions Heated)	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above 25°C	P _D	500 (Note 1) 4.0 (Note 1)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	R_{\thetaJA}	250 (Note 1)	°C/W
Junction and Storage Temperature	T _J , T _{stg}	-55 to +150	°C

1. FR-4 @ Minimum Pad



ON Semiconductor[®]

http://onsemi.com





xx = Specific Device Code D = Date Code

ORDERING INFORMATION

Device	Package	Shipping†
EMC2DXV5T1	SOT-553	4 mm pitch 4000/Tape & Reel
EMC2DXV5T5	SOT-553	2 mm pitch 8000/Tape & Reel
EMC5DXV5T1	SOT-553	4 mm pitch 4000/Tape & Reel
EMC5DXV5T5	SOT-553	2 mm pitch 8000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Preferred devices are recommended choices for future use and best overall value.

DEVICE MARKING AND RESISTOR VALUES

		Transistor 1 – PNP		Transisto	r 2 – NPN
Device	Marking	R1 (K)	R2 (K)	R1 (K)	R2 (K)
EMC2DXV5T1 EMC5DXV5T1	UC U5	22 4.7	22 10	22 47	22 47

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Q1 TRANSISTOR: PNP OFF CHARACTERISTICS					
Collector-Base Cutoff Current ($V_{CB} = 50 \text{ V}, I_E = 0$)	I _{CBO}	-	-	100	nAdc
				500	

		000				
Collector-Emitter Cutoff Current ($V_{CB} = 50$ V	/, I _B = 0)	I _{CEO}	-	-	500	nAdc
Emitter-Base Cutoff Current $(V_{EB} = 6.0, I_C = 5.0 \text{ mA})$	EMC2DXV5T1 EMC5DXV5T1	I _{EBO}	-		0.2 1.0	mAdc

ON CHARACTERISTICS

Collector-Base Breakdown Voltage ($I_C = 10 \ \mu A$, $I_E = 0$)		V _{(BR)CBO}	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (I_C	= 2.0 mA, I _B = 0)	V _{(BR)CEO}	50	-	-	Vdc
DC Current Gain (V_{CE} = 10 V, I _C = 5.0 mA)	EMC2DXV5T1 EMC5DXV5T1	h _{FE}	60 20	100 35		
Collector–Emitter Saturation Voltage ($I_c = 10 \text{ mA}, I_B = 0.3 \text{ mA}$)		V _{CE(SAT)}	-	-	0.25	Vdc
Output Voltage (on) (V _{CC} = 5.0 V, V _B = 2.5 V, R _L = 1.0 k Ω)		V _{OL}	-	-	0.2	Vdc
Output Voltage (off) ($V_{CC} = 5.0 \text{ V}, V_B = 0.0 \text{ V}$	5 V, R _L = 1.0 kΩ)	V _{OH}	4.9	-	-	Vdc
Input Resistor	EMC2DXV5T1 EMC5DXV5T1	R1	15.4 3.3	22 4.7	28.6 6.1	kΩ
Resistor Ratio EMC2DXV5T1 EMC5DXV5T1		R1/R2	0.8 0.38	1.0 0.47	1.2 0.56	

Q2 TRANSISTOR: NPN OFF CHARACTERISTICS

Characteristic		Symbol	Min	Тур	Max	Unit
Collector-Base Cutoff Current ($V_{CB} = 50 \text{ V}, I_E = 0$)		I _{CBO}	-	-	100	nAdc
Collector-Emitter Cutoff Current ($V_{CB} = 50 \text{ V}, I_B = 0$)		I _{CEO}	-	-	500	nAdc
Emitter-Base Cutoff Current ($V_{EB} = 6.0, I_C = 5.0 \text{ mA}$)	EMC2DXV5T1 EMC5DXV5T1	I _{EBO}			0.2 0.1	mAdc

ON CHARACTERISTICS

Collector-Base Breakdown Voltage ($I_C = 10 \ \mu$ A, $I_E = 0$)		V _{(BR)CBO}	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (l _C = 2.0 mA, l _B = 0)	V _{(BR)CEO}	50	-	-	Vdc
DC Current Gain (V_{CE} = 10 V, I _C = 5.0 mA)	EMC2DXV5T1 EMC5DXV5T1	h _{FE}	60 80	100 140		
Collector–Emitter Saturation Voltage ($I_c = 10 \text{ mA}, I_B = 0.3 \text{ mA}$)		V _{CE(SAT)}	-	-	0.25	Vdc
Output Voltage (on) (V _{CC} = 5.0 V, V _B =	2.5 V, R _L = 1.0 kΩ)	V _{OL}	-	-	0.2	Vdc
Output Voltage (off) (V _{CC} = 5.0 V, V _B =	0.5 V, R_L = 1.0 kΩ)	V _{OH}	4.9	-	-	Vdc
Input Resistor	EMC2DXV5T1 EMC5DXV5T1	R1	15.4 33	22 47	28.6 61	kΩ
Resistor Ratio EMC2DXV5T1 EMC5DXV5T1		R1/R2	0.8 0.8	1.0 1.0	1.2 1.2	







Figure 1. Derating Curve

TYPICAL ELECTRICAL CHARACTERISTICS — EMC2DXV5T1 PNP TRANSISTOR







TYPICAL ELECTRICAL CHARACTERISTICS — EMC2DXV5T1 NPN TRANSISTOR







Figure 9. Output Capacitance

Figure 10. Output Current versus Input Voltage





TYPICAL ELECTRICAL CHARACTERISTICS — EMC5DXV5T1 PNP TRANSISTOR



TYPICAL ELECTRICAL CHARACTERISTICS — EMC5DXV5T1 NPN TRANSISTOR






Figure 19. Output Current versus Input Voltage





Figure 20. Input Voltage versus Output Current

INFORMATION FOR USING THE SOT-553 SURFACE MOUNT PACKAGE MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-553

SOT-553 POWER DISSIPATION

The power dissipation of the SOT–553 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SOT–553 package, P_D can be calculated as follows:

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 150 milliwatts.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{833^{\circ}C/W} = 150 \text{ milliwatts}$$

The 833°C/W for the SOT–553 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 150 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT–553 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad[®]. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

SOLDERING PRECAUTIONS


The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

PACKAGE DIMENSIONS

SOT-553 **XV5 SUFFIX** 5-LEAD PACKAGE CASE 463B-01 ISSUE O



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETERS 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	1.50	1.70	0.059	0.067
В	1.10	1.30	0.043	0.051
C	0.50	0.60	0.020	0.024
D	0.17	0.27	0.007	0.011
G	0.50	BSC	0.020	BSC
J	0.08	0.18	0.003	0.007
K	0.10	0.30	0.004	0.012
S	1.50	1.70	0.059	0.067

Thermal Clad is a trademark of the Bergquist Company.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.