


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

	N-CH
BVDSS	100V
$R_{DS(on)} (TYP.) @ V_{GS}=10V$	2.2m Ω
$R_{DS(on)} (TYP.) @ V_{GS}=7V$	2.8m Ω
$I_D @ T_C=25^\circ C$	304.0A
$I_D @ T_A=25^\circ C$	29.0A

• Pin Description:



Single N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free

•ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ C$ Unless Otherwise Noted)



PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^\circ C$	I_D	304	A
	$T_C = 100^\circ C$		192	
Continuous Drain Current	$T_A = 25^\circ C$	I_D	29	
	$T_A = 70^\circ C$		23	
Pulsed Drain Current ¹		I_{DM}	761	
Avalanche Current		I_{AS}	88	
Avalanche Energy	L = 0.1mH	EAS	387.2	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	EAR	193.6	
Power Dissipation	$T_C = 25^\circ C$	P_D	313	W
	$T_C = 100^\circ C$		125	
Power Dissipation	$T_A = 25^\circ C$	P_D	3	W
	$T_A = 70^\circ C$		1.9	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	$^\circ C$

• 100% UIS testing in condition of $V_D=50V$, $L=0.1mH$, $V_G=10V$, $I_L=53A$, Rated $V_{DS}=100V$ N-CH

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		0.4	$^\circ C/W$
Junction-to-Ambient ³	$R_{\theta JA}$		42	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³42 $^\circ C$ / W when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test



▪ ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	100			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	2	3	4	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	uA
		V _{DS} = 70V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 10V	304			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 50A		1.8	2.2	mΩ
		V _{GS} = 7V, I _D = 20A		2.2	2.8	
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		9981		pF
Output Capacitance ⁵	C _{oss}			1967		
Reverse Transfer Capacitance ⁵	C _{rss}			114		
Gate Resistance ^{4,5}	R _g	f = 1MHz		1.1		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 50V, V _{GS} = 10V, I _D = 50A		146.5		nC
	Q _g (V _{GS} =7V)			110.9		
Gate-Source Charge ^{1,2,5}	Q _{gs}			38.7		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			41.0		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}			36.5		
Rise Time ^{1,2,5}	t _r	V _{DS} = 50V, V _{GS} = 10V, I _D = 5A, R _g = 6Ω		45.4		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			122.0		
Fall Time ^{1,2,5}	t _f			122.1		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				304	A
Pulsed Current ³	I _{SM}				761	
Forward Voltage ^{1,4}	V _{SD}	I _F = 50A, V _{GS} = 0V			1.3	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 50A, dI _F /dt = 100A / uS		137.1		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			3.74		A
Reverse Recovery Charge ⁵	Q _{rr}				304.6	

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.



▪ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation






Fig 11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMD02N10TL8 for TOLL-08



Outline Drawing




Dimension in mm


Dimension	A	b	b1	c	D	D1	E	E1	E2	E3	e	H	H1
Min	2.20	0.70	9.70	0.40	10.28	3.15	9.70	7.35	8.30	9.31	0.60	11.48	6.55
Typ.	2.30	0.80	9.80	0.50	10.43	3.30	9.90	7.50	8.47	9.46	0.95	11.68	6.65
Max	2.40	0.90	9.90	0.60	10.58	3.45	10.10	7.65	8.65	9.61	1.30	11.88	6.75

Dimension	H2	K	L	L1	L2	L3
Min	7.15	4.03	1.40	0.55	0.45	1.00
Typ.	7.32	4.18	1.75	0.70	0.60	1.15
Max	7.50	4.33	2.10	0.85	0.75	1.30

Footprint



◆ **Tape&Reel Information:1800pcs/Reel**
 (Dimension in millimeter)



產品別	TOLL-08
Reel尺寸	13"
編帶方式	<p>FEED DIRECTION</p>
前空格	30
後空格	50
裝箱數	10
滿捲數量	1800
捲/內盒比	01:01
內盒滿箱數	1800
內/外箱比	10:01
外箱滿箱數	18000



★Datasheet Latest version specification :

	Revision History	Prepared	Approved	Date
A.0	Initial Datasheet	Johnson	Sam	2020/10/5