



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	80V
$R_{DS(on)} (MAX.)$	4.6m Ω
I_D	160A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 30	V
Continuous Drain Current	$T_C = 25\text{ }^\circ\text{C}$	I_D	160	A
	$T_C = 100\text{ }^\circ\text{C}$		126	
Pulsed Drain Current ¹		I_{DM}	540	
Avalanche Current		I_{AS}	90	
Avalanche Energy	$L = 0.1\text{mH}, I_{AS}=90\text{A}, R_G=25\Omega$	E_{AS}	405	mJ
Repetitive Avalanche Energy ²	$L = 0.05\text{mH}$	E_{AR}	202	
Power Dissipation	$T_C = 25\text{ }^\circ\text{C}$	P_D	250	W
	$T_C = 100\text{ }^\circ\text{C}$		100	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^\circ\text{C}$

100% UIS testing in condition of $V_D=30\text{V}, L=0.1\text{mH}, V_G=10\text{V}, I_L=60\text{A}, \text{Rated } V_{DS}=80\text{V N-CH}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		0.50	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	80			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	3.0	4.0	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±30V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 64V, V _{GS} = 0V			1	μA
		V _{DS} = 60V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	160			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 50A		4.1	4.6	mΩ
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 50A		60		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 40V, f = 1MHz		5548		pF
Output Capacitance	C _{oss}			557		
Reverse Transfer Capacitance	C _{rss}			29		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		1.8		Ω
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 40V, V _{GS} = 10V, I _D = 50A		58		nC
Gate-Source Charge ^{1,2}	Q _{gs}			38		
Gate-Drain Charge ^{1,2}	Q _{gd}			8.5		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 40V, I _D = 1A, V _{GS} = 10V, R _{GS} = 6Ω		80		nS
Rise Time ^{1,2}	t _r			150		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			100		
Fall Time ^{1,2}	t _f			170		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_C = 25 °C)						
Continuous Current	I _S				160	A
Pulsed Current ³	I _{SM}				540	
Forward Voltage ¹	V _{SD}	I _F = 50A, V _{GS} = 0V			1.3	V
Reverse Recovery Time	t _{rr}	I _F = 20A, dI _F /dt = 100A / μS		70		nS
Reverse Recovery Charge	Q _{rr}				250	


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.







Ordering & Marking Information:






Device Name: EMD04N08E for TO-220






TYPICAL CHARACTERISTICS







Outline Drawing



Dimension in mm

Dimension	A	A1	b	b1	c	c2	E	L	L1	L2	L3	L4	ϕ	e	g
Min.	4.07	2.04	0.60	1.15	0.31	1.11	9.90	8.30	2.50	6.00	14.30	12.70	3.40	2.04	2.85
Typ.	4.44	2.40	0.80	1.27	-	1.27	10.16	-	2.74	6.30	15.00	13.40	3.84	2.54	3.71
Max.	4.82	3.00	1.00	1.75	0.65	1.41	11.50	9.75	3.25	6.80	16.90	14.50	4.00	3.04	4.10