



P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	-30V
R _{DSON} (MAX.)	8mΩ
I _D	-70A



UIS, R_G 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±25	V
Continuous Drain Current	T _C = 25 °C	I _D	-70	A
	T _C = 100 °C		-50	
Pulsed Drain Current ¹		I _{DM}	-150	
Avalanche Current		I _{AS}	-50	
Avalanche Energy	L = 0.1mH, I _D =-50A, R _G =25 Ω	E _{AS}	125	mJ
Power Dissipation	T _C = 25 °C	P _D	50	W
	T _C = 100 °C		20	
Operating Junction & Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C

100% UIS testing in condition of V_D=-15V, L=0.1mH, V_G=-10V, I_L=-40A, Rated V_{DS}=-30V P-CH

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}		2.5	°C / W
Junction-to-Ambient ³	R _{θJA}		50	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1.5	-2.5	-3.5	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 25V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -24V, V_{GS} = 0V$			-1	μA
		$V_{DS} = -20V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = -5V, V_{GS} = -10V$	-70			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = -10V, I_D = -15A$		7	8	$\text{m}\Omega$
		$V_{GS} = -7V, I_D = -12A$		8.5	12	
Forward Transconductance ¹	g_{fs}	$V_{DS} = -5V, I_D = -15A$		24		s
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$		2788		pF
Output Capacitance	C_{oss}			412		
Reverse Transfer Capacitance	C_{rss}			362		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		3.3		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = -15V, V_{GS} = -10V, I_D = -15A$		47.3		nC
Gate-Source Charge ^{1,2}	Q_{gs}			6		
Gate-Drain Charge ^{1,2}	Q_{gd}			9.1		
Turn-On Delay Time ^{1,2}	$t_{d(\text{on})}$	$V_{DS} = -15V, I_D = -1A, V_{GS} = -10V, R_{GS} = 2.7\Omega$		18		nS
Rise Time ^{1,2}	t_r			26		
Turn-Off Delay Time ^{1,2}	$t_{d(\text{off})}$			22		
Fall Time ^{1,2}	t_f			75		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_S	$I_F = -15A, V_{GS} = 0V$			-70	A
Pulsed Current ³	I_{SM}				-150	
Forward Voltage ¹	V_{SD}				-1.2	
Reverse Recovery Time	t_{rr}			50		
Reverse Recovery Charge	Q_{rr}			60		nC







¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.






³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:


Device Name: EMD07P03H for EDFN 5 x 6







Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

