


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV_{DSS}	500V
$R_{DS(on)} (MAX.)$	0.6Ω
I_D	14A



UIS, 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 30	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	I_D	14	A
	$T_C = 100^\circ\text{C}$		7.6	
Pulsed Drain Current ¹		I_{DM}	56	
Avalanche Current		I_{AS}	14	mJ
Avalanche Energy	$L = 3\text{mH}, I_D = 14\text{A}, R_G = 25\Omega$	E_{AS}	294	
Repetitive Avalanche Energy ²	$L = 0.5\text{mH}$	E_{AR}	49	
Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	48	W
	$T_C = 100^\circ\text{C}$		19	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		2.6	$^\circ\text{C} / \text{W}$
Junction-to-Ambient	$R_{\theta JA}$		60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

ELECTRICAL CHARACTERISTICS ($T_c = 25\text{ }^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	500			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2	3	4	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±30V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 500V, V _{GS} = 0V			10	μA
		V _{DS} = 400V, V _{GS} = 0V, T _J = 125 °C			25	
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = 10V, I _D = 7A		0.5	0.6	Ω
Forward Transconductance ¹	g _{fs}	V _{DS} = 25V, I _D = 7A		8		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 25V, f = 1MHz		1470		pF
Output Capacitance	C _{oss}			153		
Reverse Transfer Capacitance	C _{rss}			8.1		
Total Gate Charge ^{1,2}	Q _g	V _{DS} = 250V, V _{GS} = 15V, I _D = 7A		27		nC
Gate-Source Charge ^{1,2}	Q _{gs}			5.5		
Gate-Drain Charge ^{1,2}	Q _{gd}			6.5		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = 250V, I _D = 7A, V _{GS} = 15V, R _{GS} = 10Ω		15		nS
Rise Time ^{1,2}	t _r			12		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			28		
Fall Time ^{1,2}	t _f			12		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T _C = 25 °C)						
Continuous Current	I _S				14	A
Pulsed Current ³	I _{SM}				56	
Forward Voltage ¹	V _{SD}	I _F = I _S , V _{GS} = 0V			1.5	V
Reverse Recovery Time	t _{rr}	I _F = 7A, dI _F /dt = 100A / μS		0.8		μS
Reverse Recovery Charge	Q _{rr}			5.8		nC


¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMD14N50F for TO-220F



Outline Drawing



Dimension in mm

Dimension	A	A1	b	b1	c	c2	E	L1	L2	L3	L4	ø	e	f	g
Min.	4.20	1.95	0.50	0.90	0.45	2.34	9.70	2.70	6.48	14.80	12.68	3.00	2.35	1.18	3.13
Max.	4.90	2.96	1.05	1.50	0.80	3.20	10.66	3.80	7.50	16.30	14.50	3.50	2.75	1.90	4.00



TYPICAL CHARACTERISTICS

