



N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	150V
R _{DSON} (MAX.)	50mΩ
I _D	36A



UIS, R_G 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Drain-Source Voltage		V _{DSS}	150	V
Gate-Source Voltage		V _{GS}	±30	V
Continuous Drain Current	T _C = 25 °C	I _D	36	A
	T _C = 100 °C		22	
Pulsed Drain Current ¹		I _{DM}	120	
Avalanche Current		I _{AS}	18	
Avalanche Energy	L = 0.2mH, ID=18A, RG=25Ω	E _{AS}	32.4	mJ
Repetitive Avalanche Energy ²	L = 0.1mH	E _{AR}	16.2	
Power Dissipation	T _C = 25 °C	P _D	104	W
	T _C = 100 °C		41	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{0JC}		1.2	°C / W
Junction-to-Ambient ³	R _{0JA}		75	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³75°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	150			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.5	2.5	4.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 30V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 120V, V_{GS} = 0V$			1	μA
		$V_{DS} = 100V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	48			A
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 20A$		40	50	$\text{m}\Omega$
		$V_{GS} = 7V, I_D = 15A$		48	60	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 20A$		40		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{GS} = 0V, V_{DS} = 25V, f = 1\text{MHz}$		4905		pF
Output Capacitance	C_{oss}			238		
Reverse Transfer Capacitance	C_{rss}			200		
Gate Resistance	R_g	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		2.0		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{DS} = 80V, V_{GS} = 10V, I_D = 20A$		67.5		nC
Gate-Source Charge ^{1,2}	Q_{gs}			12.7		
Gate-Drain Charge ^{1,2}	Q_{gd}			16.6		
Turn-On Delay Time ^{1,2}	$t_{d(\text{on})}$	$V_{DS} = 75V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		20		nS
Rise Time ^{1,2}	t_r			18		
Turn-Off Delay Time ^{1,2}	$t_{d(\text{off})}$			40		
Fall Time ^{1,2}	t_f			18		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_S				36	A
Pulsed Current ³	I_{SM}				120	
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 25A, dI_F/dt = 100A/\mu\text{s}$		120		nS
Reverse Recovery Charge	Q_{rr}			380		

¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






Ordering & Marking Information:

Device Name: EMD50N15A for DPAK (TO-252)




TYPICAL CHARACTERISTICS







Outline Drawing



Dimension in mm

Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	0.95	0.30	0.40	0.60	0.40	5.30	6.70	2.20	6.40	4.80	9.20	0.89	0.90	0.50	0.00	2.10
Max.	2.50	1.30	0.85	0.94	1.00	0.60	6.20	7.30	3.00	6.70	5.45	10.15	1.70	1.65	1.10	0.30	2.50

Footprint

