


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV <sub>DSS</sub>	150V
R <sub>DSON</sub> (MAX.)	50mΩ
I <sub>D</sub>	7A



UIS, R<sub>G</sub> 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$  Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Drain-Source Voltage		V <sub>DSS</sub>	150	V
Gate-Source Voltage		V <sub>GS</sub>	±30	V
Continuous Drain Current	T <sub>A</sub> = 25 °C	I <sub>D</sub>	7	A
	T <sub>A</sub> = 100 °C		4.5	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	28	
Avalanche Current		I <sub>AS</sub>	7	
Avalanche Energy	L = 0.2mH, ID=7A, RG=25Ω	E <sub>AS</sub>	4.9	mJ
Repetitive Avalanche Energy <sup>2</sup>	L = 0.1mH	E <sub>AR</sub>	2.45	
Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.5	W
	T <sub>A</sub> = 100 °C		1	
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>		25	°C / W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>		50	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>50°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ , Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	150			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.5	2.5	4.0	
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 30V$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 120V, V_{GS} = 0V$			1	$\mu\text{A}$
		$V_{DS} = 100V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	7			A
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 7A$		40	50	$\text{m}\Omega$
		$V_{GS} = 7V, I_D = 5A$		48	60	
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 7A$		40		S
DYNAMIC						
Input Capacitance	$C_{iss}$	$V_{GS} = 0V, V_{DS} = 25V, f = 1\text{MHz}$		4905		$\text{pF}$
Output Capacitance	$C_{oss}$			238		
Reverse Transfer Capacitance	$C_{rss}$			200		
Gate Resistance	$R_g$	$V_{GS} = 15\text{mV}, V_{DS} = 0V, f = 1\text{MHz}$		2.0		$\Omega$
Total Gate Charge <sup>1,2</sup>	$Q_g$	$V_{DS} = 80V, V_{GS} = 10V, I_D = 7A$		67.5		$\text{nC}$
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$			12.7		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$			16.6		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(\text{on})}$	$V_{DS} = 75V, I_D = 1A, V_{GS} = 10V, R_{GS} = 6\Omega$		20		$\text{nS}$
Rise Time <sup>1,2</sup>	$t_r$			18		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(\text{off})}$			40		
Fall Time <sup>1,2</sup>	$t_f$			18		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ )						
Continuous Current	$I_s$				3	$\text{A}$
Pulsed Current <sup>3</sup>	$I_{SM}$				12	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_s, V_{GS} = 0V$			1.3	V
Reverse Recovery Time	$t_{rr}$	$I_F = 3A, dI_F/dt = 100A/\mu\text{s}$		120		$\text{nS}$
Reverse Recovery Charge	$Q_{rr}$			380		

<sup>1</sup>Pulse test : Pulse Width  $\leq 300\ \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

#### Ordering & Marking Information:

Device Name: EMD50N15G for SOP-8



#### Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°

TYPICAL CHARACTERISTICS

