



P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	-100V
R _{DSON} (MAX.)	120mΩ
I _D	-3.4A



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current	T _A = 25 °C	I _D	-3.4	A
	T _A = 70 °C		-2.7	
Pulsed Drain Current ¹		I _{DM}	-13.6	
Power Dissipation	T _A = 25 °C	P _D	2.5	W
	T _A = 70 °C		1.6	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}	25	50	°C / W
Junction-to-Ambient ³	R _{θJA}			

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³50°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-2.0	-3.0	-4.0	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -80\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
		$V_{\text{DS}} = -70\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -10\text{V}$	-3.4			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -10\text{V}, I_D = -3.4\text{A}$		105	120	$\text{m}\Omega$
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -3.4\text{A}$		8		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -25\text{V}, f = 1\text{MHz}$		3520		pF
Output Capacitance	C_{oss}			132		
Reverse Transfer Capacitance	C_{rss}			115		
Gate Resistance	R_g	$V_{\text{GS}} = 15\text{mV}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		5.5		Ω
Total Gate Charge ^{1,2}	Q_g	$V_{\text{DS}} = -80\text{V}, V_{\text{GS}} = 10\text{V}, I_D = -3.4\text{A}$		59		nC
Gate-Source Charge ^{1,2}	Q_{gs}			14		
Gate-Drain Charge ^{1,2}	Q_{gd}			11		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = -15\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GS}} = 6\Omega$		15		nS
Rise Time ^{1,2}	t_r			45		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			50		
Fall Time ^{1,2}	t_f			50		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_C = 25^\circ\text{C}$)						
Continuous Current	I_S				-2.3	A
Pulsed Current ³	I_{SM}				-9.2	
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{\text{GS}} = 0\text{V}$			-1.3	V
Reverse Recovery Time	t_{rr}	$I_F = I_S, dI_F/dt = 100\text{A}/\mu\text{s}$		150		nS
Reverse Recovery Charge	Q_{rr}			830		nC


¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMDA0P10G for SOP-8



Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°

