



P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	-20V
R _{DS(on)} (MAX.)	5.5mΩ
I _D	-72A



UIS, R_g 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±12	V
Continuous Drain Current	T _C = 25 °C	I _D	-72	A
	T _C = 100 °C		-45	
Pulsed Drain Current ¹		I _{DM}	-240	
Avalanche Current		I _{AS}	-48	
Avalanche Energy	L = 0.1mH, I _{AS} = -48A, R _G = 25Ω	E _{AS}	115	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	57	
Power Dissipation	T _C = 25 °C	P _D	50	W
	T _C = 100 °C		20	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

100% UIS testing in condition of V_D = -15V, L = 0.1mH, V_G = -5V, I_L = -30A, Rated V_{DSS} = -20V P-CH

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}		2.5	°C / W
Junction-to-Ambient ³	R _{θJA}		62.5	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%



ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-20			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-0.4	-0.6	-1.2	
Gate-Body Leakage	I _{GSS}	V _{DS} = 0V, V _{GS} = ±12V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -16V, V _{GS} = 0V			-1	μA
		V _{DS} = -12V, V _{GS} = 0V, T _J = 125 °C			-10	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -4.5V	-72			A
Drain-Source On-State Resistance ¹	R _{DS(ON)}	V _{GS} = -4.5V, I _D = -20A		4.9	5.5	mΩ
		V _{GS} = -2.5V, I _D = -20A		5.9	6.6	
		V _{GS} = -1.8V, I _D = -20A		7.6	8.6	
Forward Transconductance ¹	g _{fs}	V _{DS} = -5V, I _D = -20A		52		S
DYNAMIC						
Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = -10V, f = 1MHz		6945		pF
Output Capacitance	C _{oss}			605		
Reverse Transfer Capacitance	C _{rss}			515		
Gate Resistance	R _g	V _{GS} = 15mV, V _{DS} = 0V, f = 1MHz		3.3		Ω
Total Gate Charge ^{1,2}	Q _g	V _{DS} = -10V, V _{GS} = -4.5V, I _D = -20A		49		nC
Gate-Source Charge ^{1,2}	Q _{gs}			10		
Gate-Drain Charge ^{1,2}	Q _{gd}			7.6		
Turn-On Delay Time ^{1,2}	t _{d(on)}	V _{DS} = -10V, I _D = -1A, V _{GS} = -4.5V, R _{GS} = 6Ω		20		nS
Rise Time ^{1,2}	t _r			50		
Turn-Off Delay Time ^{1,2}	t _{d(off)}			250		
Fall Time ^{1,2}	t _f			120		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T_C = 25 °C)						
Continuous Current	I _S				-72	A
Pulsed Current ³	I _{SM}				-240	
Forward Voltage ¹	V _{SD}	I _F = -20A, V _{GS} = 0V			-1.2	V
Reverse Recovery Time	t _{rr}	I _F = -20A, dI _F /dt = 100A / μS		75		nS
Reverse Recovery Charge	Q _{rr}			480		nC


¹Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.







²Independent of operating temperature.






³Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMF04P02H for EDFN 5 x 6










Outline Drawing



Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K	L	M
Min.	4.80	5.50	5.90	0.3		0.85	0.15	3.67	0.41	3.00	0.94	0.45	0°
Typ.					1.27								
Max.	5.30	5.90	6.15	0.51		1.20	0.30	4.54	0.85	3.92	1.7	0.71	12°

Recommended minimum pads

