





N & P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH	P-CH
BV <sub>DSS</sub>	20V	-20V
R <sub>DS(on)</sub> (MAX.)	20mΩ	40mΩ
I <sub>D</sub>	6A	-5A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
Gate-Source Voltage		V <sub>GS</sub>	N-CH	P-CH	V
			±12	±12	
Continuous Drain Current	T <sub>A</sub> = 25 °C	I <sub>D</sub>	6	-5	A
	T <sub>A</sub> = 100 °C		4	-3.3	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	24	-20	
Avalanche Current		I <sub>AS</sub>	6	-5	
Avalanche Energy	L = 0.1mH, I <sub>D</sub> =6A, R <sub>G</sub> =25Ω (N) L = 0.1mH, I <sub>D</sub> =-5A, R <sub>G</sub> =25Ω (P)	E <sub>AS</sub>	1.8	1.25	mJ
Repetitive Avalanche Energy <sup>2</sup>	L = 0.05mH	E <sub>AR</sub>	0.9	0.625	
Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2		W
	T <sub>A</sub> = 100 °C		0.8		
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>		25	°C/W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>		62.5	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>62.5°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



ELECTRICAL CHARACTERISTICS ( $T_c = 25\text{ }^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$ $V_{GS} = 0V, I_D = -250\mu A$	N-CH	20		V
			P-CH	-20		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$ $V_{DS} = V_{GS}, I_D = -250\mu A$	N-CH	0.45	0.75	1.2
			P-CH	-0.45	-0.75	-1.2
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0V, V_{GS} = \pm 12V$ $V_{DS} = 0V, V_{GS} = \pm 12V$	N-CH			$\pm 100$
			P-CH			$\pm 100$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16V, V_{GS} = 0V$ $V_{DS} = -16V, V_{GS} = 0V$	N-CH			1
			P-CH			-1
			N-CH			10
			P-CH			-10
On-State Drain Current <sup>1</sup>	$I_{D(ON)}$	$V_{DS} = 5V, V_{GS} = 4.5V$ $V_{DS} = -5V, V_{GS} = -4.5V$	N-CH	6		A
			P-CH	-5		
Drain-Source On-State Resistance <sup>1</sup>	$R_{DS(ON)}$	$V_{GS} = 4.5V, I_D = 6A$ $V_{GS} = -4.5V, I_D = -5A$ $V_{GS} = 2.5V, I_D = 5A$ $V_{GS} = -2.5V, I_D = -4A$	N-CH		18	20
			P-CH		37	44
			N-CH		23	28
			P-CH		55	70
Forward Transconductance <sup>1</sup>	$g_{fs}$	$V_{DS} = 5V, I_D = 6A$ $V_{DS} = -5V, I_D = -5A$	N-CH		8	S
			P-CH		14	
DYNAMIC						
Input Capacitance	$C_{iss}$	N-CH $V_{GS} = 0V, V_{DS} = 15V, f = 1MHz$ P-CH $V_{GS} = 0V, V_{DS} = -15V, f = 1MHz$	N-CH		560	pF
Output Capacitance	$C_{oss}$		P-CH		679	
			N-CH		166	
Reverse Transfer Capacitance	$C_{rss}$		P-CH		124	
			N-CH		150	
			P-CH		106	



Gate Resistance	$R_g$	$V_{GS} = 15mV, V_{DS} = 0V, f = 1MHz$	N-CH		2.0	3.0	$\Omega$
			P-CH		4.4	6.6	
Total Gate Charge <sup>1,2</sup>	$Q_g$	N-CH $V_{DS} = 10V, V_{GS} = 4.5V,$ $I_D = 6A$	N-CH		8.5		nC
			P-CH		12.8		
Gate-Source Charge <sup>1,2</sup>	$Q_{gs}$	P-CH $V_{DS} = -10V, V_{GS} = -4.5V,$ $I_D = -5A$	N-CH		1.5		
			P-CH		2.2		
Gate-Drain Charge <sup>1,2</sup>	$Q_{gd}$		N-CH		3.5		
			P-CH		4.1		
Turn-On Delay Time <sup>1,2</sup>	$t_{d(on)}$	N-CH $V_{DS} = 10V,$ $I_D = 1A, V_{GS} = 4.5V, R_{GS} = 6\Omega$	N-CH		12		nS
Rise Time <sup>1,2</sup>	$t_r$		P-CH		10		
Turn-Off Delay Time <sup>1,2</sup>	$t_{d(off)}$	P-CH $V_{DS} = -10V,$ $I_D = -1A, V_{GS} = -4.5V, R_{GS} = 6\Omega$	N-CH		15		
			P-CH		18		
Fall Time <sup>1,2</sup>	$t_f$		N-CH		30		
			P-CH		32		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (<math>T_c = 25^\circ C</math>)</b>							
Continuous Current	$I_S$		N-CH			2.3	A
			P-CH			-2.3	
Pulsed Current <sup>3</sup>	$I_{SM}$		N-CH			9.2	
			P-CH			-9.2	
Forward Voltage <sup>1</sup>	$V_{SD}$	$I_F = I_S, V_{GS} = 0V$	N-CH			1.3	V
			P-CH			-1.3	


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu sec$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMF20C02G for SOP-8



Outline Drawing














Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°



N-Channel







P-Channel

