



N & P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH	P-CH
BV <sub>DSS</sub>	20V	-20V
R <sub>DSON</sub> (MAX.)	20mΩ	40mΩ
I <sub>D</sub>	6A	-5A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)**

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
Gate-Source Voltage		V <sub>GS</sub>	N-CH	P-CH	V
			±12	±12	
Continuous Drain Current	T <sub>A</sub> = 25 °C	I <sub>D</sub>	6	-5	A
	T <sub>A</sub> = 100 °C		4	-3.3	
Pulsed Drain Current <sup>1</sup>		I <sub>DM</sub>	24	-20	
Avalanche Current		I <sub>AS</sub>	6	-5	
Avalanche Energy	L = 0.1mH, ID=6A, RG=25Ω (N) L = 0.1mH, ID=-5A, RG=25Ω (P)	E <sub>AS</sub>	1.8	1.25	mJ
Repetitive Avalanche Energy <sup>2</sup>	L = 0.05mH	E <sub>AR</sub>	0.9	0.625	
Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2		W
	T <sub>A</sub> = 100 °C		0.8		
Operating Junction & Storage Temperature Range		T <sub>j</sub> , T <sub>stg</sub>	-55 to 150		°C

**THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>		25	°C / W
Junction-to-Ambient <sup>3</sup>	R <sub>θJA</sub>		62.5	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle ≤ 1%

<sup>3</sup>62.5°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ( $T_c = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	N-CH	20		V
		$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	P-CH	-20		
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	N-CH	0.45	0.75	1.2
		$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	P-CH	-0.45	-0.75	-1.2
Gate-Body Leakage	$I_{\text{GSS}}$	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 12\text{V}$	N-CH			$\pm 100$
		$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 12\text{V}$	P-CH			$\pm 100$
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$	N-CH			1
		$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}$	P-CH			-1
		$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$	N-CH			10
		$V_{\text{DS}} = -16\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$	P-CH			-10
On-State Drain Current <sup>1</sup>	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 5\text{V}, V_{\text{GS}} = 4.5\text{V}$	N-CH	6		A
		$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -4.5\text{V}$	P-CH	-5		
Drain-Source On-State Resistance <sup>1</sup>	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 6\text{A}$	N-CH		18	20
		$V_{\text{GS}} = -4.5\text{V}, I_D = -5\text{A}$	P-CH		37	44
		$V_{\text{GS}} = 2.5\text{V}, I_D = 5\text{A}$	N-CH		23	28
		$V_{\text{GS}} = -2.5\text{V}, I_D = -4\text{A}$	P-CH		55	70
Forward Transconductance <sup>1</sup>	$g_{\text{fs}}$	$V_{\text{DS}} = 5\text{V}, I_D = 6\text{A}$	N-CH		8	S
		$V_{\text{DS}} = -5\text{V}, I_D = -5\text{A}$	P-CH		14	
DYNAMIC						
Input Capacitance	$C_{\text{iss}}$	$N\text{-CH}$ $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 15\text{V}, f = 1\text{MHz}$ $P\text{-CH}$ $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$	N-CH		560	pF
			P-CH		679	
Output Capacitance	$C_{\text{oss}}$	$N\text{-CH}$ $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$ $P\text{-CH}$ $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 15\text{V}, f = 1\text{MHz}$	N-CH		166	
			P-CH		124	
Reverse Transfer Capacitance	$C_{\text{rss}}$	$N\text{-CH}$ $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 15\text{V}, f = 1\text{MHz}$ $P\text{-CH}$ $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$	N-CH		150	
			P-CH		106	

Gate Resistance	R <sub>g</sub>	V <sub>GS</sub> = 15mV, V <sub>DS</sub> = 0V, f = 1MHz	N-CH		2.0	3.0	Ω
			P-CH		4.4	6.6	
Total Gate Charge <sup>1,2</sup>	Q <sub>g</sub>	N-CH V <sub>DS</sub> = 10V, V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 6A P-CH	N-CH		8.5		
Gate-Source Charge <sup>1,2</sup>	Q <sub>gs</sub>	V <sub>DS</sub> = -10V, V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -5A	N-CH		12.8		nC
Gate-Drain Charge <sup>1,2</sup>	Q <sub>gd</sub>		N-CH		1.5		
			P-CH		2.2		
			N-CH		3.5		
			P-CH		4.1		
Turn-On Delay Time <sup>1,2</sup>	t <sub>d(on)</sub>	N-CH V <sub>DS</sub> = 10V, I <sub>D</sub> = 1A, V <sub>GS</sub> = 4.5V, R <sub>GS</sub> = 6Ω	N-CH		12		
Rise Time <sup>1,2</sup>	t <sub>r</sub>	P-CH	N-CH		10		
Turn-Off Delay Time <sup>1,2</sup>	t <sub>d(off)</sub>	P-CH V <sub>DS</sub> = -10V, I <sub>D</sub> = -1A, V <sub>GS</sub> = -4.5V, R <sub>GS</sub> = 6Ω	N-CH		15		nS
Fall Time <sup>1,2</sup>	t <sub>f</sub>		P-CH		18		
			N-CH		30		
			P-CH		32		
			N-CH		13		
			P-CH		22		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T<sub>C</sub> = 25 °C)</b>							
Continuous Current	I <sub>s</sub>		N-CH			2.3	
			P-CH			-2.3	A
Pulsed Current <sup>3</sup>	I <sub>SM</sub>		N-CH			9.2	
			P-CH			-9.2	
Forward Voltage <sup>1</sup>	V <sub>SD</sub>	I <sub>F</sub> = I <sub>s</sub> , V <sub>GS</sub> = 0V	N-CH			1.3	V
			P-CH			-1.3	


<sup>1</sup>Pulse test : Pulse Width ≤ 300 μsec, Duty Cycle ≤ 2%.

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMF20C02G for SOP-8



Outline Drawing














Dimension in mm

Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.70	3.70	5.80	0.33		1.20	0.08	0.40	0.19	0.25	0°
Typ.					1.27						
Max.	5.10	4.10	6.20	0.51		1.62	0.28	0.83	0.26	0.50	8°



N-Channel





P-Channel

