


N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	150V
R _{DSON} (MAX.)	65mΩ
I _D	20A



UIS, R_G 100% Tested

Pb-Free Lead Plating



ABSOLUTE MAXIMUM RATINGS (T_C = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±16	V
Continuous Drain Current	T _C = 25 °C	I _D	20	A
	T _C = 100 °C		15	
Pulsed Drain Current ¹		I _{DM}	80	
Avalanche Current		I _{AS}	20	
Avalanche Energy	L = 0.1mH, ID=20A, RG=25Ω	E _{AS}	20	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	E _{AR}	10	
Power Dissipation	T _C = 25 °C	P _D	50	W
	T _C = 100 °C		20	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{θJC}	2.5	2.5	°C / W
Junction-to-Ambient	R _{θJA}		100	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$, Unless Otherwise Noted)


PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	150			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	0.45	0.75	1.20	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 16\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 120\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
		$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 10\text{V}$	20			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10\text{V}, I_D = 15\text{A}$		40	55	$\text{m}\Omega$
		$V_{\text{GS}} = 5\text{V}, I_D = 10\text{A}$		50	65	
		$V_{\text{GS}} = 3\text{V}, I_D = 3\text{A}$		60	75	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 5\text{V}, I_D = 10\text{A}$		25		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 25\text{V}, f = 1\text{MHz}$		10681		pF
Output Capacitance	C_{oss}			520		
Reverse Transfer Capacitance	C_{rss}			440		
Total Gate Charge ^{1,2}	Q_g	$V_{\text{DS}} = 80\text{V}, V_{\text{GS}} = 5\text{V}, I_D = 10\text{A}$		97		nC
Gate-Source Charge ^{1,2}	Q_{gs}			21.4		
Gate-Drain Charge ^{1,2}	Q_{gd}			28		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = 75\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 4.5\text{V}, R_{\text{GS}} = 6\Omega$		20		nS
Rise Time ^{1,2}	t_r			115		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			330		
Fall Time ^{1,2}	t_f			380		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_s				20	A
Pulsed Current ³	I_{SM}				80	
Forward Voltage ¹	V_{SD}	$I_F = I_s, V_{\text{GS}} = 0\text{V}$			1.3	V
Reverse Recovery Time	t_{rr}	$I_F = 20\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		60		nS
Reverse Recovery Charge	Q_{rr}			130		nC

¹Pulse test : Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






Ordering & Marking Information:

Device Name: EMF65N15A for DPAK (TO-252)




TYPICAL CHARACTERISTICS





Outline Drawing



Dimension in mm

Dimension	A	A1	B	B1	B2	C	D	D2	D3	E	E2	H	L	L1	L2	L3	P
Min.	2.10	0.95	0.30	0.40	0.60	0.40	5.30	6.70	2.20	6.40	4.80	9.20	0.89	0.90	0.50	0.00	2.10
Max.	2.50	1.30	0.85	0.94	1.00	0.60	6.20	7.30	3.00	6.70	5.45	10.15	1.70	1.65	1.10	0.30	2.50

Footprint

