1.5MHz 1A, Synchronous Step-Down Regulator

General Description

EML3020 is a high efficiency step down DC/DC converter with input over voltage protection function. It features an extremely low quiescent current, which is suitable for reducing standby power consumption, especially for portable applications.


The device can accept input voltage from 2.5V to 5.5V and deliver up to 1A output current. High 1.5MHz switching frequency allows the use of small surface mount inductors and capacitors to reduce overall PCB board space. Furthermore, the built-in synchronous switch improves efficiency and eliminates external Schottky diode. EML3020 uses different modulation algorithms for various loading conditions: (1) Pulse Width Modulation (PWM) for low output voltage ripple and fixed frequency noise, (2) Power Saving Modulation (PSM) for improving light load efficiency, and (3) Low Dropout (LDO) Mode for providing 100% duty cycle operation during heavy loading. Adopting low reference voltage design reduces regulated output to 0.6V.

Features

- Achieve 97% efficiency (Vout=3.3V)
- Input voltage : 2.5V to 5.5V
- Output current up to 1A
- Reference voltage: 0.6V
- Quiescent current 18µ A with no load
- Internal switching frequency: 1.5MHz
- No Schottky diode needed
- Low dropout operation: 100% duty cycle
- Shutdown current < 1µ A
- Excellent line and load transient response
- Over-temperature protection

Applications


- Blue-Tooth devices
- Cellular and Smart Phones
- Personal Multi-media Player (PMP)
- Wireless networking
- Digital Still Cameras
- Portable applications



Typical Application




Package Configuration



EML3020-XXFE06NRR

XX	Output Voltage	
FE06	TDFN-6 (2x2mm) Package	
NRR	RoHS & Halogen free package	
	Commercial Grade Temperature	
	Rating: -40 to 85°C	
	Package in Tape & Reel	



EML3020-X	20-XXVF05NRR		
XX	Output Voltage		
VF05	SOT-23-5 Package		
NRR	RoHS & Halogen free package		
	Commercial Grade Temperature		
	Rating: -40 to 85°C		
	Package in Tape & Reel		

Order, Mark & Packing information

Order, Mark & Packing Information					
Package	Vout(V)	Product ID	Marking	Packing	
	Adjustable	EML3020-00FE06NRR	6 5 4		
TDFN-6	1.2	EML3020-12FE06NRR	3020 Tracking Code	Tape & Reel 3K units	
	3.3	EML3020-33FE06NRR	PINI DOT		
	Adjustable	EML3020-00VF05NRR	5 4		
SOT-23-5	1.2	EML3020-12VF05NRR	3020 Tracking Code	Tape & Reel 3K units	
	1.8	EML3020-18VF05NRR	PINI DOT 1 2 3		



Pin Functions

Pin Name	TDFN-6	SOT-23-5	Function
NC	1	None	N.C.
RUN	2	3	Enable Pin. Minimum 1.2V to enable the device. Maximum 0.4V to shut
KOIN	2	5	down the device.
VIN	3	1	Power Input Pin. Must be closely decoupled to GND pin with a 4.7 μF or
VIN	3	1	greater ceramic capacitor.
SW			Switch Pin. Must be connected to Inductor. This pin connects to the drains
3₩	4	5	of the internal main and synchronous power MOSFET switches.
GND	D 5 2		Ground Pin.
VFB			Feedback Pin. Receives the feedback voltage from an external resistive
(Adjustable)	,		divider across the output.
VOUT	OUT 6	4	Output Voltage Pin. An internal resistive divider divides the output voltage
(Fixed voltage)			down for comparison to the internal reference voltage.
Exposed pad	7	None	Connect to GND.



Absolute Maximum Ratings

Devices are subjected to fail if they stay above absolute maximum ratings.

Input Voltage 0.3V to 6.6V
RUN, VFB Voltages0.3V to V_{IN}
SW Voltage $-0.3V$ to (V _{IN} + 0.3V)
Lead Temperature (Soldering, 10 sec) 260°C

 Operating Temperature Range
 --40°C to 85°C

 Junction Temperature (Notes 1, 2)
 150°C

 Storage Temperature Range
 - 65°C to 150°C

 ESD Susceptibility HBM
 2KV

 MM
 200V

Thermal data

Package	Thermal resistance	Parameter	Value
TDFN-6	θ _{JA} (Note 3)	Junction-to-ambient	74.7°C/W
(2x2 mm)	θ _{JT} (Note 4)	Junction-to-top package	24°C/W
	θ _{JA} (Note 3)	Junction-to-ambient	134.5°C/W
SOT-23-5	θ _{JT} (Note 4)	Junction-to-top package	81°C/W

Electrical Characteristics

The \bigcirc denotes specifications which apply over the full operating temperature range, otherwise specifications are T_A = 25°C. V_{IN} =5.0V unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IN}	Input Voltage Range		•	2.5		5.5	V
V _{FB}	Regulated Feedback Voltage		•	0.588	0.600	0.612	V
I _{VFB}	Feedback Current					1	μA
J B		I _{OUT} =100mA, Vin<3.0V		-3		+3	%
Vout %	Output Voltage Accuracy	I _{OUT} =100mA, Vin=3.0V to 5.5V	•	-3		+3	%
• >/		Vin<3.0V				0.7	%/V
Δ V _{OUT}	Output Voltage Line Regulation	Vin=3.0V to 5.5V				0.6	%/V
I _{PK}	Peak Inductor Current	V _{FB} = 0.5V or V _{OUT} = 90%,		1.5	2.3		А
1	PFM Quiescent Current	V _{FB} = 0.65V or V _{OUT} = 108%			18		μA
lq	Shutdown	$V_{RUN} = 0V, V_{IN} = 4.2V$			0.1	1	μA
£	Oscillator Frequency	V _{FB} = 0.6V or V _{OUT} = 100%		1.2	1.5	1.8	MHz
fosc	Short-Circuit Oscillator Frequency	$V_{FB} = 0V \text{ or } V_{OUT} = 0V$			750		kHz
Rpfet	R ds(on) of PMOS	I _{sw} = 100mA			0.24		Ω
R _{NFET}	R ds(on) of NMOS	$I_{SW} = -100 \text{mA}$			0.24		Ω
Vuvlo	VIN UVLO Threshold				1.8		V
	VIN UVLO Hysteresis				50		mV
I _{LSW}	SW Leakage	$V_{RUN} = 0V$, $V_{SW} = 0V$ or 5V, $V_{IN} = 5V$				1	μA
\/	Enable Threshold		•	1.2			V
Vrun	Shutdown Threshold		•			0.4	V
I _{run}	RUN Leakage Current					1	μA
Tsd	Thermal Shutdown				170		°C
	Thermal Shutdown Hysteresis				30		°C



Note 1: T_J is a function of the ambient temperature T_A and power dissipation P_D (T_J = T_A + (P_D) * θ JA.

Note 2: This IC has a built-in over-temperature protection to avoid damage from overloaded conditions.


Note 3: θ _{JA} is measured in the natural convection at T_A=25°C on a highly effective thermal conductivity test board

(2 layers , 2SOP) according to the JEDEC 51-7 thermal measurement standard. Note 4: $\theta_{\rm JT}$ represents the heat resistance between the chip and the package top surface.



Typical Performance Characteristics


VIN=5.0V, Vout=1.2V, CIN=4.7uF, Cout=10uF, L=2.2uH, TA=25°C, unless otherwise specified





Typical Performance Characteristics


 $V_{IN}=5.0V, V_{OUT}=1.2V, C_{IN}=4.7 uF, C_{OUT}=10 uF, L=2.2 uH, T_{A}=25 ^{\circ} C, unless otherwise specified$






Typical Performance Characteristics

 $V_{IN}{=}5.0V,\,V_{OUT}{=}1.2V,\,C_{IN}{=}4.7uF,\,C_{OUT}{=}10uF,\,L{=}2.2uH,\,T_{A}{=}25^{\circ}\!C\,,\,unless\,otherwise\,specified$





Functional Block Diagram






Applications

The typical application circuit of adjustable version is

shown in Fig.1.

Fixed voltage version is shown below:



Inductor Selection

Inductor ripple current and core saturation current are the two main factors that decide the Inductor value. A low DCR inductor is preferred.

$C_{\mbox{\scriptsize IN}}$ and $C_{\mbox{\scriptsize OUT}}$ Selection

A low ESR input capacitor can prevent large voltage transients at V_{IN} . The RMS current of input capacitor is required larger than I_{RMS} calculated by:

$$I_{\text{RMS}} \cong I_{\text{OMAX}} \frac{\sqrt{V_{\text{OUT}} (V_{\text{IN}} - V_{\text{OUT}})}}{V_{\text{IN}}}$$
 Eq. 1

ESR is an important parameter to select C_{OUT} , which can be seen in the following output ripple V_{OUT} equation:

$$\Delta V_{OUT} \cong \Delta I_{L} \left(ESR + \frac{1}{8 \cdot f \cdot C_{OUT}} \right) \qquad \text{Eq. 2}$$

Cheaper and smaller ceramic capacitors with higher capacitance values are now commercially available. These ceramic capacitors have low ripple currents, high voltage ratings and low ESR which make them suitable for switching regulator applications. It is feasible to optimize very low output ripples by Cout since Cout does not affect the internal control loop stability. X5R or X7R types are recommended since they have the best temperature and voltage characteristics of all ceramics capacitors.

Output Voltage (EML3020 adjustable)

In the adjustable version, the output voltage can be determined by:

$$V_{OUT} = 0.6 V \left(1 + \frac{R_2}{R_1} \right)$$
 Eq. 3

Thermal Considerations

Although the thermal shutdown circuit is designed in EML3020 to protect the device from thermal damage, the total power dissipation that EML3020 can sustain depends on the thermal capability of the package. The formula to ensure the safe operation is shown in note 1 on page 3.

To avoid the EML3020 from exceeding the maximum junction temperature, the user should perform some thermal analysis during PCB design.

Guidelines for PCB Layout

To ensure proper operation of the EML3020, please note the following PCB layout guidelines:

1. The GND, SW and the VIN trace should be kept short, direct and wide.

2. V_{OUT} pin must be connected to output capacitor C_{OUT} directly.

3. The Input capacitor C_{IN} must be connected to the pin V_{IN} as close as possible.


4. Keep SW node away from the sensitive VFB node since this node has high frequency and voltage swing.

5. Keep the (-) plates of C_{IN} and C_{OUT} as close as possible.



Applications


Typical schematic for PCB layout




Note.

R2 and C3 are reserved locations for testing purposes. They are removed during normal applications.

Typical schematic for PCB layout (cont.)




Top Layer




Bottom Layer



Package Outline Drawing TDFN-6L (2x2 mm)



TOP VIEW




Sweep of	Dimension in mm			
Symbol	Min	Max		
А	0.70	0.80		
A1	0.00	0.05		
A3	0.18	0.25		
b	0.25	0.35		
D	1.95	2.05		
Е	1.95	2.05		
е	0.65 BSC			
L	0.20	0.45		

Exposed	nad	ontion
LAPUSCU	pau	Option


Ī		Dimension in mm		
		Min	Max	
	D2	1.50	1.65	
	E2	0.90	1.05	




Package Outline Drawing SOT-23-5



TOP VIEW





SIDE VIEW

Sumbol	Dimension in mm			
Symbol	Min.	Max.		
А	0.90	1.45		
A1	0.00	0.15		
b	0.30	0.50		
С	0.08	0.25		
D	2.70	3.10		
Е	1.40	1.80		
E1	2.60	3.00		
е	0.95 BSC			
L	0.30	0.60		



Revision History

Revision	Date	Description
0.1	2009.05.14	Original.
0.2	2010.01.13	 Modify DFN2x2-6 Thermo data. Added SOT-23-5 package type.
0.3	2010.03.18	Revise Packing Tape & Reel number.
1.0	2010.07.28	The content wording revised on page 9.
1.1	2011.01.06	The content wording revised on page 4.
1.2	2011.08.11	Revise TDFN-6 and SOT23-5 outline spec
1.3	2015.12.09	 Added the VIN UVLO Threshold & Hysteresis. Added the Thermal shutdown & Hysteresis.
1.4	2018.04.17	1.Add 1.2V/3.3 voltage option for TDFN-6 2.Add 1.2V/1.8 voltage option for SOT23-5

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.