1.3MHz 2A, Synchronous Step-Down Regulator

General Description

EML3418 is designed with high efficiency step down DC/DC converter for portable devices applications. It features with extreme low quiescent current with no load which is the best fit for extending battery life during the standby mode. The device operates from 2.5V to 5.5V input voltage and up to 2.0A output current capability. High 1.3MHz internal frequency makes small surface mount inductors and capacitors possible and reduces overall PCB board space. Further, build-in synchronous switch makes external Schottky diode is no longer needed and efficiency is improved. EML3418 is designed base on pulse width modulation (PWM) for low output voltage ripple and fixed frequency noise, low dropout mode provides 100% duty cycle operation. Low reference voltage is designed for achieving regulated output down to 0.6V.
The device is available in an adjustable version for TDFN-8 and SOP-8FD package.

Features

- Achieve 95% efficiency
- Input Voltage : 2.5V to 5.5V
- Output Current up to 2A
- Reference voltage 0.6V
- Quiescent Current 240μ A with No Switching
- Internal switching frequency 1.3MHz
- No Schottky Diode needed
- Low Dropout Operation: 100% Duty Cycle
- Shutdown current < 1μ A
- Excellent Line and Load Transient Response
- Over-current and Over-temperature Protection

Applications

- Blue-Tooth devices
- Cellular and Smart Phones
- Personal multi-media Player (PMP)
- Wireless networking
- Digital Still Cameras
- Portable applications

Typical Application (adjustable)



Fig. 1



Fig. 2

Connection Diagram

TDFN-8 Package



SOP-8FD Package



Order information

EML3418-00FF08NRR
00 Adj Operation
FF08 TDFN-8 Package
NRR RoHS & Halogen Free
Rating: -40 to 85°C
Package in Tape & Reel

EML3418-00SE08GRR
00 Adj Operation
SE08 SOP-8FD package
GRR RoHS & Halogen free
Rating: -40 to 85°C
Package in Tape & Reel

Order, Mark & Packing Information

Package	Vout	Product ID	Marking	Packing
TDFN-8	Adj	EML3418-00FF08NRR		5Kpcs Tape & Reel
SOP-8FD	Adj	EML3418-00SE08GRR		3Kpcs Tape & Reel

Package Configuration



FBP-8, Adjustable



Pin Func

Pin #	Pin Name	Function
1	V_{FB} (Adjustable)	Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.
	V_{OUT} (Fixed voltage)	Output Voltage Pin. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage.
2	VSS_CLN	Analog Ground Pin.
3	VSS_PWR	Power Ground Pin.
4	SW	Switch Pin. Must be connected to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.
5, 6	V_{IN_PWR}	Power Input Pin. Must be closely decoupled to GND pin with a 4.7µF or greater ceramic capacitor.
7	V_{IN_CLN}	Analog Input Pin. Must be closely decoupled to GND pin with a 4.7µF or greater ceramic capacitor.
8	EN	Enable Pin. Minimum 1.2V to enable the device. Maximum 0.4V to shut down the device. Do not leave this pin floating and enable the chip after Vin is in the input voltage range.
Exposed pad		Connect to Ground.

Absolute Maximum Ratings

Devices are subjected to failure if they stay above absolute maximum ratings.

Input Voltage ---------- – 0.3V to 6V
EN, V_{FB} Voltages ---------- – 0.3V to V_{IN}
SW Voltage ---------- – 0.3V to (V_{IN} + 0.3V)
PMOS Switch Source Current (DC) ----- 2.5A
NMOS Switch Sink Current (DC) ---------- 2.5A
Peak Switch Sink and Source Current - 3.5A

Operating Temperature Range ----------
----------–40°C to 85°C
Junction Temperature (Notes 1, 3) --- 125°C
Storage Temperature Range – 65°C to 150°C
Lead Temperature (Soldering, 5 sec) -- 260°C
ESD Susceptibility HBM----------2KV
MM ---------- 200V

Thermal data

TDFN Thermal resistance	Parameter	Value
θ_{JA}	Junction-ambient	55°C/W
θ_{JC}	Junction-case	10°C/W

Electrical Characteristics

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are T_A = 25°C. V_{IN} = 5V unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
I_{VFB}	Feedback Current					±100	nA
V_{FB}	Regulated Feedback Voltage	T_A = 25°C		0.588	0.6	0.612	V
		–40°C ≤ T_A ≤ 85°C	●	0.585	0.6	0.615	
V_{OUT}%	Output Voltage Accuracy		●	-3		3	%
Δ V_{FB}	Reference Voltage Line Regulation	V_{IN} = 2.5V to 5.5V	●			0.4	%/V
Δ V_{OVL}	Output Over-voltage Lockout	Δ V_{OVL} = V_{OVL} – V_{FB}, EML3418		20	50	80	mV
		Δ V_{OVL} = V_{OVL} – V_{OUT}, EML3418-Fixed		2.5	7.8	13	%
Δ V_{OUT}	Output Voltage Line Regulation	V_{IN} = 2.5V to 5.5V	●		0.2	0.4	%/V
I_{PK}	Peak Inductor Current	V_{IN} = 3V, V_{FB} = 0.5V or V_{OUT} = 90%, Duty Cycle < 35%			2.4		A
$V_{LOADREG}$	Output Voltage Load Regulation	I_{OUT}=10mA to 2A			0.2		%/A
I_S	Quiescent Current (Note 2)	V_{FB} = 0.5V or V_{OUT} = 90%			240	340	μ A
	Shutdown	V_{EN} = 0V, V_{IN} = 4.2V			0.1	1	μ A
f_{OSC}	Oscillator Frequency	V_{FB} = 0.6V or V_{OUT} = 100%	●	1.04	1.30	1.56	MHz
R_{PFET}	$R_{DS(ON)}$ of PMOS	I_{SW} = 750mA			0.18		Ω
R_{NFET}	$R_{DS(ON)}$ of NMOS	I_{SW} = –750mA			0.16		Ω
I_{LSW}	SW Leakage	V_{EN} = 0V, V_{SW} = 0V or 5V, V_{IN} = 5V				±1	μ A
V_{EN}	Enable Threshold		●	1.2			V
	Shutdown Threshold		●			0.4	V
I_{EN}	EN Leakage Current		●			±1	μ A

Note 1: T_J is a function of the ambient temperature T_A and power dissipation P_D ($T_J = T_A + (P_D)(55°C/W)$)

Note 2: Dynamic quiescent current is higher due to the gate charge being delivered at the switching frequency.

Note 3: This IC is build-in over-temperature protection to avoid damage from overload conditions.

Typical Performance Characteristics

Efficiency vs Output Current



Efficiency vs Output Current



Efficiency vs Output Current



Efficiency vs Output Current



Reference voltage vs Temperature



Output Voltage vs Load Current



PMOS $R_{DS(ON)}$ vs Temperature



NMOS $R_{DS(ON)}$ vs Temperature



PMOS $R_{DS(ON)}$ vs Supply Voltage



NMOS $R_{DS(ON)}$ vs Supply Voltage



Dynamic Supply Current vs Temperature



Dynamic Supply Current vs Supply Voltage



Switching Frequency vs Temperature



Switching Frequency vs Supply Voltage



Start-up From Shutdown



V_{IN}=5V
V_{OUT}=1.2V
I_{LOAD}=10mA
(120Ω R)

Start-up From Shutdown



V_{IN}=5V
V_{OUT}=1.2V
I_{LOAD}=1.5A
(0.8Ω R)

Load Step



V_{IN}=5.0V, V_{OUT}=2.5V, I_{LOAD}=500mA to 1A

Load Step



V_{IN}=3.3V, V_{OUT}=1.5V, I_{LOAD}=500mA to 1A

V_{IN}=5V, V_{OUT}=2.5V, I_{LOAD}=500mA to 1A

Functional Block Diagram



Applications

The typical application circuit of adjustable version is shown in Fig.1.
Fixed voltage version is shown below:



Inductor Selection

Basically, inductor ripple current and core saturation current are two factors considered to decide the Inductor value.

$$\Delta I_L = \frac{1}{f \cdot L} V_{OUT}\left(1 - \frac{V_{OUT}}{V_{IN}}\right) \qquad \text{Eq. 1}$$

The Eq. 1 shows the inductor ripple current is a function of frequency, inductance, Vin and Vout. It is recommended to set ripple current to 40% of max. load current. A low ESR inductor is preferred.

C_{IN} and C_{OUT} Selection

A low ESR input capacitor can prevent large voltage transients at V_{IN}. The RMS current of input capacitor is required larger than I_{RMS} calculated by:

$$I_{RMS} \cong I_{OMAX} \frac{\sqrt{V_{OUT}\left(V_{IN} - V_{OUT}\right)}}{V_{IN}} \qquad \text{Eq. 2}$$

ESR is an important parameter to select C_{OUT}. The output ripple V_{OUT} is determined by:

$$\Delta V_{OUT} \cong \Delta I_L \left(ESR + \frac{1}{8 \cdot f \cdot C_{OUT}}\right) \qquad \text{Eq. 3}$$

Higher values, lower cost ceramic capacitors are now available in smaller sizes. These ceramic capacitors have high ripple currents, high voltage ratings and low ESR that make them ideal for switching regulator applications. Optimize very low output ripple and small circuit size is doable from Cout selection since Cout does not affect the internal control loop stability. It is recommended to use the X5R or X7R which have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Output Voltage (EML3418 adjustable)

In the adjustable version, the output voltage can be determined by:

$$V_{OUT} = 0.6\,V\left(1 + \frac{R_2}{R_1}\right) \qquad \text{Eq. 4}$$

Short Circuit Behavior

EML3418 has over-current and over-temperature protection. Over-current protection cycle by cycle limits P-driver FET current to prevent inductor current from losing control. Over-temperature protection function turns off driver FETs when junction temperature is high and recovers to normal operation after it is cool enough. When EML3418 is used to transfer Vin=5V to Vout=1.2V, shorting Vout to ground makes over-current and over-temperature protection active. The waveform is shown as the following diagram.

Short Circuit Response



Thermal Considerations

Although thermal shutdown is build-in in EML3418 that protect the device from thermal damage, the total power dissipation that EML3418 can sustain should be base on the package thermal capability. The formula to ensure the safe operation is shown in Note 1.

To avoid the EML3418 from exceeding the maximum junction temperature, the user will need to do some thermal analysis.

Guidelines for PCB Layout

To ensure proper operation of the EML3418, please note the following PCB layout guidelines:

1. The GND trace, the SW trace and the V_{IN} trace should be kept short, direct and wide.
2. V_{FB} pin must be connected directly to the

feedback resistors. Resistive divider R_1/R_2 must be connected and parallel to the output capacitor C_{OUT}.
3. The Input capacitor C_{IN} must be connected to pin V_{IN} as closely as possible.
4. Keep SW node away from the sensitive V_{FB} node since this node is with high frequency and voltage swing.
5. Keep the (–) plates of C_{IN} and C_{OUT} as close as possible.
6. Connect all analog grounds to a common node and connect the common node to power ground through an independent path.

Self-Enable Application
A self-enable function could be used when EML3418 is connected as the following diagram:



The resistor ratio R3:R4=1:1.5 is recommended.

Output Voltage Ripple When V_{IN} Closes To V_{OUT}
EML3418 goes into LDO mode when input voltage closes to output voltage. The transition from PWM mode to LDO mode is smooth. Bottom diagram shows the relationship of output voltage ripple versus input voltage when output voltage is 3.3V and EML3418 provides 200mA load current.

V_{OUT} Ripple When V_{IN} Closes To V_{OUT}



Recommended Components

Supplier	Inductance (uH)	I_{sat} (A)	DCR_{max} (mΩ)	Dimensions (mm)	Part Number
Coilcraft	1.5	14	13	12.3 x 12.3 x 6	MSS1260-152NLB

Supplier	Capacitance (uF)	Package	Part Number
YAGEO	4.7	0805	CC0805KKX5R6BB475
TAIYO YUDEN	22	1812	EMK432BJ226KM-T

Application (Continued)

Typical schematic for PCB layout







Package Outline Drawing
TDFN-8L (3x3 mm)



TOP VIEW



SIDE VIEW



BOTTOM VIEW

Symbol	Dimension in mm	
	Min	Max
A	0.7	0.85
A1	0	0.05
A3	0.175	0.25
b	0.25	0.35
D	2.95	3.05
E	2.95	3.05
e	0.65 BSC	
L	0.3	0.5

Exposed pad

	Dimension in mm	
	Min	Max
D2	1.60	2.50
E2	1.35	1.75

Package Outline Drawing
SOP-8 (E) (150 mil)



Symbol	Dimension in mm	
	Min	Max
A	-	1.70
A1	0.00	0.15
b	0.31	0.51
c	0.10	0.25
D	4.80	5.00
E	3.81	4.00
E1	5.79	6.20
e	1.27 BSC	
L	0.40	1.27

Exposed pad

	Dimension in mm	
	Min	Max
D2	2.80	3.50
E2	2.00	2.60

Old Order, Mark & Packing Information

Package	Vout	Product ID	Marking	Packing
TDFN-8	Adj	EML3418-00FF08NRR		5Kpcs Tape & Reel
SOP-8FD	Adj	EML3418-00SE08GRR		3Kpcs Tape & Reel

Revision History

Revision	Date	Description
2.0	2009.06.05	EMP transferred from version 1.0
2.1	2010.06.02	To revise circuitry
2.2	2010.10.07	TDFN package dimension update
2.3	2011.01.28	Revise electrical characteristics(VEN)
2.4	2012.10.19	1.Revise GRR definition 2.Revise package outline drawing
2.5	2013.11.01	Modify marking
2.6	2021.07.14	Modify E-SOP-8 Dimension

Important Notice

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express , implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.