


Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

	Q1	Q2
BVDSS	30V	30V
$R_{DS(on) (MAX.)}@V_{GS}=10V$	6.6mΩ	2.4mΩ
$R_{DS(on) (MAX.)}@V_{GS}=4.5V$	8.8mΩ	3.4mΩ
$I_D @T_C=25^{\circ}C$	47.0A	93.0A
$I_D @T_A=25^{\circ}C$	16.0A	27.0A

• Pin Description:



Dual N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free

•ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)



PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNIT	
		Q1	Q2		
Gate-Source Voltage	V_{GS}	±20	±20	V	
Continuous Drain Current	I_D	$T_C = 25^{\circ}C$	47	93	A
		$T_C = 100^{\circ}C$	29	59	
Continuous Drain Current	I_D	$T_A = 25^{\circ}C$	16	27	
		$T_A = 70^{\circ}C$	13	22	
Pulsed Drain Current ¹	I_{DM}	77	158		
Avalanche Current	I_{AS}	34	65		
Avalanche Energy	EAS	L = 0.1mH	57.8	211.3	mJ
Repetitive Avalanche Energy ²		L = 0.05mH	28.9	105.6	
Power Dissipation	P_D	$T_C = 25^{\circ}C$	25	35.7	W
		$T_C = 100^{\circ}C$	10	14.3	
Power Dissipation	P_D	$T_A = 25^{\circ}C$	3.1	3.1	W
		$T_A = 70^{\circ}C$	2	2	
Operating Junction & Storage Temperature Range	T_{j}, T_{stg}	-55 to 150		$^{\circ}C$	

• 100% UIS testing in condition of $V_D=15V, L=0.1mH, V_G=10V, I_L=21A$, Rated $V_{DS}=30V$ N-CH_Q1

• 100% UIS testing in condition of $V_D=15V, L=0.1mH, V_G=10V, I_L=39A$, Rated $V_{DS}=30V$ N-CH_Q2

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM		UNIT
			Q1	Q2	
Junction-to-Case	$R_{\theta JC}$		5	3.5	$^{\circ}C/W$
Junction-to-Ambient ³	$R_{\theta JA}$	$t \leq 10s$	40	40	
		Steady-State	65	65	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³65 $^{\circ}C/W$ when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test

▪ Q1_ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	30			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	1.2	1.6	2.5	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V			1	uA
		V _{DS} = 30V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	47			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 20A		5.5	6.6	mΩ
		V _{GS} = 4.5V, I _D = 20A		7	8.8	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 20A		48		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz		1033		pF
Output Capacitance ⁵	C _{oss}			155		
Reverse Transfer Capacitance ⁵	C _{rss}			99		
Gate Resistance ^{4,5}	R _g	f = 1MHz		0.6	1.2	Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 15V, V _{GS} = 10V, I _D = 20A		19.0		nC
	Q _g (V _{GS} =4.5V)			9.7		
Gate-Source Charge ^{1,2,5}	Q _{gs}			2.6		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			4.2		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = 15V, V _{GS} = 10V, I _D = 5A, R _g = 6Ω		6.4		nS
Rise Time ^{1,2,5}	t _r			11.1		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			14.6		
Fall Time ^{1,2,5}	t _f			1.8		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				47	A
Pulsed Current ³	I _{SM}				77	
Forward Voltage ^{1,4}	V _{SD}	I _F = 20A, V _{GS} = 0V			1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 20A, dI _F /dt = 400A / uS		7.8		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			2.24		A
Reverse Recovery Charge ⁵	Q _{rr}			9.2		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

▪Q1_TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig. 7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation




Fig 11. Effective Transient Thermal Impedance



▪ Q2_ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	30			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	1.2	1.6	2.5	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V			1	uA
		V _{DS} = 30V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	93			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 20A		1.9	2.4	mΩ
		V _{GS} = 4.5V, I _D = 20A		2.6	3.4	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 20A		72		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz		3029		pF
Output Capacitance ⁵	C _{oss}			421		
Reverse Transfer Capacitance ⁵	C _{rss}			299		
Gate Resistance ^{4,5}	R _g	f = 1MHz		1.4	2.8	Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 15V, V _{GS} = 10V, I _D = 20A		63.9		nC
	Q _g (V _{GS} =4.5V)			32.9		
Gate-Source Charge ^{1,2,5}	Q _{gs}			6.0		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			14.7		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}		V _{DS} = 15V, V _{GS} = 10V, I _D = 5A, R _g = 6Ω		10.0	
Rise Time ^{1,2,5}	t _r			15.4		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			14.6		
Fall Time ^{1,2,5}	t _f			1.8		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				93	A
Pulsed Current ³	I _{SM}				158	
Forward Voltage ^{1,4}	V _{SD}	I _F = 20A, V _{GS} = 0V			1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 20A, dI _F /dt = 400A / uS		17.8		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			2.80		A
Reverse Recovery Charge ⁵	Q _{rr}			26.3		nC

¹ Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

² Independent of operating temperature.

³ Pulse width limited by maximum junction temperature.

⁴ Guarantee by FT test Item

⁵ Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

▪Q2_TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation




Fig 11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMP19K03HPC for Asymmetric Dual EDFN5X6 (EDFN 5x6_ASYM)



P19K03S: Device Name

ABCDEFGH: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)

DEFG: Serial No.


Outline Drawing




Dimension	A	A1	b	c	D	D2	D3	D4	E	E1	E2	E3	E4
Min.	0.85	0	0.35	0.15	4.8	4.3	1.995	0.835	5.55	5.9	1.95	0.3	1.025
Typ.	0.9		0.4	0.2	5	4.5	2.105	0.885	5.55	6.05	2.1	0.45	1.175
Max.	1	0.05	0.48	0.28	5.2	4.7	2.255	1.3	5.85	6.2	2.5	0.6	1.325

Dimension	E5	e	L	L1	L2	L3	L4	L5	F	θ
Min.	0.375		0.35	-	1	0.2	1.3	0.575		0°
Typ.	0.525	1.27	0.45		1.1	0.3	1.4	0.675	45°	
Max.	0.675		0.55	0.15	1.575	0.4	1.5	0.775		14°

Footprint



◆ **Tape&Reel Information:2500pcs/Reel**
 (Dimension in millimeter)



產品別	EDFN 5x6
Reel尺寸	13"
編帶方式	FEED DIRECTION
前空格	25
後空格	50
裝箱數	
滿捲數量	2.5K
捲/內盒比	01:01
內盒滿箱數	2.5K
內/外箱比	10:01
外箱滿箱數	25K



★Datasheet Latest version specification :

	Revision History	Prepared	Approved	Date
A.0	Initial Datasheet	Johnson	Sam	2020/7/8
A.0	Adjust Junction-to-Case data	Johnson	Sam	2020/8/12