


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

	N-CH
BVDSS	100V
$R_{DS(on) (MAX.)@V_{GS}=10V}$	8.0m Ω
$R_{DS(on) (MAX.)@V_{GS}=4.5V}$	10.5m Ω
$I_D @T_C=25^{\circ}C$	73.0A
$I_D @T_A=25^{\circ}C$	12.0A

• Pin Description:



Single N Channel MOSFET

UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free

•ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)



PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^{\circ}C$	I_D	73	A
	$T_C = 100^{\circ}C$		46	
Continuous Drain Current	$T_A = 25^{\circ}C$	I_D	12	
	$T_A = 70^{\circ}C$		10	
Pulsed Drain Current ¹		I_{DM}	269	
Avalanche Current		I_{AS}	28	
Avalanche Energy	L = 0.1mH	EAS	39.2	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	EAR	19.6	
Power Dissipation	$T_C = 25^{\circ}C$	P_D	69.4	W
	$T_C = 100^{\circ}C$		27.8	
Power Dissipation	$T_A = 25^{\circ}C$	P_D	2	W
	$T_A = 70^{\circ}C$		1.3	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	$^{\circ}C$

• 100% UIS testing in condition of $V_D=50V, L=0.1mH, V_G=10V, I_L=17A, \text{Rated } V_{DS}=100V \text{ N-CH}$

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		1.8	$^{\circ}C/W$
Junction-to-Ambient ³	$R_{\theta JA}$		62	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³62 $^{\circ}C/W$ when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test

▪ ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250uA	100			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250uA	1.5	2	2.5	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	uA
		V _{DS} = 70V, V _{GS} = 0V, T _J = 125°C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 10V	73			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 24A		6.7	8	mΩ
		V _{GS} = 4.5V, I _D = 20A		8	10.5	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 24A		70		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		2831		pF
Output Capacitance ⁵	C _{oss}			507		
Reverse Transfer Capacitance ⁵	C _{rss}			30		
Gate Resistance ^{4,5}	R _g	f = 1MHz		1.0		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 50V, V _{GS} = 10V, I _D = 24A		40.2		nC
	Q _g (V _{GS} =4.5V)			21.1		
Gate-Source Charge ^{1,2,5}	Q _{gs}			7.2		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			8.1		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}		V _{DS} = 50V, V _{GS} = 10V, I _D = 5A, R _g = 6Ω		12.8	
Rise Time ^{1,2,5}	t _r			12.3		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			44.2		
Fall Time ^{1,2,5}	t _f			40.0		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				73	A
Pulsed Current ³	I _{SM}				269	
Forward Voltage ^{1,4}	V _{SD}	I _F = 24A, V _{GS} = 0V			1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 40A, dI _F /dt = 100A / uS		51.2		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			1.97		A
Reverse Recovery Charge ⁵	Q _{rr}			56.4		nC

¹ Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

² Independent of operating temperature.

³ Pulse width limited by maximum junction temperature.

⁴ Guarantee by FT test Item

⁵ Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

▪ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig. 7 Gate Charge Characteristics




Fig. 8 Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation






Fig 11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMP85N10CS for TO251(S) [IPAK]




Outline Drawing



Dimension	A	A1	B	B2	C	D	D2	D3	E	E2	H	L	L1	P
Min.	2.1	0.9	0.4	0.6	0.4	5.3	6.7	3.4	6.3	4.8	10.2	0.89	0.9	2.1
Typ.	2.3	1.2	0.65	0.875	0.5	5.775	7	3.85	6.55	5.15	10.85	1.145	1.35	2.3
Max.	2.5	1.5	0.9	1.15	0.6	6.25	7.3	4.3	6.8	5.5	11.5	1.4	1.8	2.5



◆ TO-251 Tube Information: 70pcs/Tube (Dimension in millimeter)



產品別	TO-251
底塞顏色	白
端塞顏色	藍
裝管方向	Pin 孔朝底塞
裝箱數	
滿管數量	70ea
內盒滿箱數	3.5K
外箱滿箱數	14K



★Datasheet Latest version specification :

	Revision History	Prepared	Approved	Date
A.0	Initial Datasheet	Jannie	Andy	2017/6/20
A.1	Add revised elements according to the requirements of the new version	Johnson	Sam	2020/6/8