

4 Channel Power Management IC For Portable Devices

GENERAL DESCRIPTION

The EMQ9904 is a high efficiency, 4-channel power management IC for battery-powered, portable devices application. It integrates a high efficiency step-up DC/DC converter, a linear regulator and two high efficiency step-down DC/DC converters.

The step-up DC/DC converter (CH1) can start up 0.9V typically with operating voltage down to 0.6V and up to 500mA loading capability. It features with extreme low $26\mu A$ quiescent current with no load, which is the best fit for extending battery life during the standby mode.

The linear regulator (CH2) features ultra-high power supply rejection ratio (75dB at 1kHz), low output voltage noise (30µV), low dropout voltage (270mV), low quiescent current (110µA) and fast transient response. It operates from 2.5V to 5.5V input voltage, up to 600mA loading capability and regulates adjustable output voltage from 1.2V to 5.0V. The two Synchronous Buck converters (CH3, CH4) operate from 2.5V to 5.5V input voltage, up to 600mA loading capability and regulate adjustable output voltage from 0.6V to 5.5V. It features low quiescent current, 1.5MHz internal frequency operation.

The EMQ9904 is available in TQFN24 4x4 package, It is **Green compliant** (RoHS and Halogen-free).

FEATURES

· Battery powered Synchronous boost Converter

- * 1.8V to 5.5V Output Voltage
- * Up to 93% Efficiency
- * Output Current up to 500mA
- * Typical Iq 26µA with No Load
- * 1.1V to 5.5V operating Voltage
- * 0.9V start-up input voltage

· Linear Regulator

- * 1.2V to 5.0V Output Voltage
- * 75dB Typical PSRR at 1kHz
- * 30µV RMS Output Voltage Noise (10Hz to 100kHz)
- * 270mV Typical Dropout at 600mA

Two Synchronous Buck Converters

- * 0.6V to 5.5V Output Voltage
- * Up to 95% Efficiency
- * Low Dropout Operation: 100% Duty Cycle
- · No Schottky Diode Needed for Above Converters
- Shutdown Current < 1 μ A(CH1-CH4)
- · Independent Enable PIN (CH1-CH4)
- Independent Input Voltage PIN(CH1-CH4)
- · No External Compensation Network is needed
- Excellent Line and Load Transient Response (CH1-CH4)
- Over Current Protection(CH1-CH4)
- · Over Temperature Protection(CH2, CH3, CH4)

APPLICATIONS

- Hand-held Instruments
- Battery-powered systems
- Portable information applications
- · Wireless Networking
- · Digital Still Cameras




Figure 1. Typical Application

CONNECTION DIAGRAM

TQFN24 4x4 ENI EN4 FB4 24 23 19 22 21 20 18 LX4 LX1 1 OUT1 2 17 GND 3 16 V1N4 FB1 GND 4 VIN2 15 LX3 OUT2 5 14 GND 13 VIN3 ADJ2 6 10 11 12 CC ENZ GNI FB3 GNI EN3

ORDER INFORMATION

EMQ9904-00HC24NRR

00 Adjustable output voltage
HC24 TQFN-24 Package
NRR RoHS & Halogen free
Rating: -40 to 85°C
Package in Tape & Reel



Order, Mark & Packing Information


Package	Product ID	Marking	Packing
TQFN24	EMQ9904-00HC24NRR	EMP EMQ9904 Tracking Code	3K units Tape & Reel

TERMINAL FUNCTIONS

TERMINAL		1/0	DECORIDION	
NAME	NO.	10	DESCRIPTION	
LX1	1	- 1	CH1 Switch PIN. Must be connected to Inductor.	
OUT1	2	В	CH1 Output Voltage PIN. This PIN also provides bootstrap power to IC.	
FB1	3	- 1	CH1 Voltage Feedback PIN.	
			Connecting to OUT1 to get +3.3V output on OUT1,	
			Connecting to GND to get +5.0V output on OUT1,	
			Using resistor network to set OUT1 from +1.8V to +5.5V.	
EN1	22	- 1	CH1 Enable Input.	
GND	9,11,14,17,20,23,24	-	Ground.	
VIN2	4		CH2 Input Voltage.	
OUT2	5	0	CH2 Output Voltage Feedback.	
ADJ2	6		CH2 Adjustable Negative Feedback Control.	
CC	7		CH2 Compensation Capacitor.	
EN2	8	- 1	CH2 Enable Input.	
FB3	10		CH3 Voltage Feedback PIN.	
EN3	12	- 1	CH3 Enable Input.	
VIN3	13	- 1	CH3 Input Voltage.	
LX3	15	0	CH3 Switch PIN. Must be connected to Inductor.	
VIN4	16	Ī	CH4 Input Voltage.	
LX4	18	0	CH4 Switch PIN. Must be connected to Inductor.	
FB4	19	I	CH4 Voltage Feedback PIN.	
EN4	21	Ī	CH4 Enable Input.	



FUNCTION BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Supply Input Voltage (VIN2, VIN3, VIN4)

LX1 Switch PIN Voltage **OUT2 Voltage**

LX3 Switch PIN Voltage LX4 Switch PIN Voltage Other I/O PIN Voltage **Storage Temperature**

Power Dissipation

-0.3V to 6.0V

-0.3V to 6.0V -0.3V to 6.0V

-0.3V to (VIN3+0.3V) -0.3V to (VIN3+0.3V) -0.3V to (VIN3+0.3V) -65°C to +150°C

1.85W

ESD Susceptibility Junction Temperature **Thermal Resistance** θ_{JA} (TQFN24 4x4)

Operating Ratings Temperature Range Supply Voltage (VIN2, VIN3, VIN4)

TBD 150°C

45°C/W

 $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ $2.5V \leq V_{DD} \leq 5.5V$

ELECTRICAL CHARACTERISTICS

Apply for V_{IN1} =2.0V, V_{OUT1} =3.3V, FB1= V_{OUT} , V_{IN2} = V_{OUT2} +1V (Note 6), V_{EN2} = V_{IN2} , C_{IN2} = V_{OUT2} =2.2 μ F, C_{CC2} =33nF, V_{IN3} = 3.6V, $V_{IN4} = 3.6V$ and $T_A = 25^{\circ}C$ (unless otherwise noted), Boldface limits apply for the operating temperature extremes: -40°C and 85°C

Cumabal	Doromotor	Conditions	EMQ9904			Limito
Symbol	Parameter	Conditions	Min	Тур	Max	Units
CH1 (Note	: 4)	T	1	T	1	ı
V _{IN1_MIN}	Minimum input voltage			0.7		V
V _{IN1}	Operating Voltage		1.1		5.5	٧
V _{START_UP}	Start-up Voltage (Note 5)	R _L =3K		0.9	1.00	٧
T _{VSTART_UP}	Start-up Voltage Temp-co.			-2		mV/∘C
		V _{IN} <v<sub>OUT</v<sub>	1.8		5.5	
Vouti	Output Voltage	FB=V _{OUT}	3.17	3.3	3.43	٧
		FB=GND	4.80	5.0	5.20	
Гоиті	Steady State Output Current (Note 6)	FB=V _{OUT}	200	245		mA
		FB=GND	120	190		
V _{REF1}	Reference Voltage	I _{REF} =0	1.16	1.195	1.225	٧
T _{VREF1}	Reference Voltage Temp-co.	Temp=-40°C to 85°C		0.015		mV/∘C
Reference Load Regulation	Reference Load Regulation	I _{REF} =0 to 100µA		1	30	mV
ΔV_{REF1}	Reference Line Regulation	V _{OUT1} =1.8V to 5.5V		0.3	5	mV/V
V _{FB1}	FB1 Input Threshold		1.16	1.195	1.225	٧
R _{FET1}	Internal switch On-Resistance	I _{LX1} =100mA		0.4		Ω
I _{LX_LIM1}	LX1 switch Current Limit			1		Α
ILX_LEAK1	LX1 Leakage Current	VLX=0V~4V;Vout=5.5V		0.05	1	μA
I _{Q1}	Operating Current into OUT1 (Note 7)	VFB=1.4V,Vout=3.3V		26	40	μA
I _{SD_OUT1}	Shutdown Current into OUT1	EN1=GND		0.1	1	μA
Effi1	Efficiency	Vout=3.3V, Iload=200mA		90		%



		Vout=2V, Iload=1mA		85			
T _{ON_LX1}	LX1 Switch On-Time	VFB=1V,Vout=3.3V	2	4	7	μs	
T _{OFF_LX1}	LX1 Switch Off-Time	VFB=1V,Vout=3.3V 0.6		0.9	1.4	μs	
I _{FB}	FB1 Input Current	VFB=1.4V		0.03	50	nA	
I _{EN}	EN1 Input Current	EN1=GND or VOUT1		0.07	50	nA	
		VIL		0.2Vc		.,	
V _{EN}	EN1 Input Voltage	VIH	0.8V _{OUT1}			V	
CH2	-1						
V _{IN2}	Input Voltage		2.5		5.5	٧	
Δ V 0712	Output Voltage Tolerance	100μA ≤ I _{OUT2} ≤ 300mA V _{OUT2} (NOM) +0.5V ≤ VIN2 ≤	-2		+2	% of	
		5.5V (Note 8) ADJ2=V _{OUT2}	-3		+3	V _{OUT} (NOM)	
V _{OUT2}	Output Adjust Range		1.20		5.0	٧	
I _{OUT2}	Maximum Output Current	Average DC Current Rating	600			mA	
I _{LIMIT2}	Output Current Limit		600	950		mA	
I _{Q2}		I _{OUT2} = 0mA		110		μA	
	Supply Current	I _{OUT2} = 600mA		255			
Shutdown Supply Current		V _{OUT2} = 0V, EN2 = GND		0.001	1		
		I _{OUT2} = 50mA		19		mV	
V_{DO2}	Dropout Voltage (Note 8)	I _{OUT2} = 300mA		110			
		I _{OUT2} = 600mA		230			
ΔV OU2T	Line Regulation	$I_{OUT2} = 1 \text{mA}, (V_{OUT2} + 0.5 \text{V}) \le V_{IN2} \le 5.5 \text{V}$ (Note 9)	-0.1	0.02	0.1	%/V	
	Load Regulation	100μA ≤ I _{OUT2} ≤ 600mA		0.001		%/mA	
en2	Output Voltage Noise	I_{OUT2} = 10mA, 10Hz \leq f \leq 100kHz		30		μV _{RMS}	
VEN2	EN2 Input Threshold	V_{IH} , $(V_{OUT} + 0.5V) \le V_{IN} \le 5.5V$ $(Note 8)$ V_{IL} , $(V_{OUT} + 0.5V) \le V_{IN} \le 5.5V$ $(Note 8)$ $(Note 8)$		0.4	V		
I _{EN2}	EN2 Input Bias Current	(Note 8) 0.1 100		100	nA		
I _{ADJ2}	ADJ2 Input Leakage	ADJ2=1.3V (Note 10)		0.1	3	nA	
T _{SD}	Thermal Shutdown Temperature			165		$^{\circ}\mathbb{C}$	



T _{SD_HYST}	Thermal Shutdown Hysteresis			30		$^{\circ}\!\mathbb{C}$
T _{ON2}	Start-Up Time	C _{OUT2} = 10µF, V _{OUT2} at 90% of Final Value		80		μs
CH3 (Not	e 11)			ı	ı	
I _{VFB3}	Feedback Current				±30	nA
V_{FB3}	Regulated Feedback Voltage	T _A = 25°C	0.588	0.600	0.612	V
V FB3	Regulated Feedback Vollage	-40°C ≤ T _A ≤ 85°C	0.585	0.600	0.615	V
ΔV_{FB3}	Reference Voltage Line Regulation	V _{IN3} = 2.5V to 5.5V			0.4	%/V
ΔV_{OVL3}	Output Over-voltage Lockout	$\Delta V_{OVL3} = V_{OVL3} - V_{FB3}$	20	50	80	mV
	Output Voltage Line Regulation	V _{IN3} = 2.5V to 5.5V			0.4	%/V
∆∨оитз	Output Voltage Load Regulation			0.5		%
І РКЗ	Peak Inductor Current	$V_{IN3} = 3V$, $V_{FB3} = 0.5V$ or V_{OUT3}		1.0		Α
1	Quiescent Current (Note 12)	$V_{FB3} = 0.5V \text{ or } V_{OUT3} = 90\%$		200	340	μΑ
IQ3	Shutdown	V _{EN3} = 0V, V _{IN3} = 4.2V		0.1	1	μΑ
_	Oscillator Fraguency	V _{FB3} = 0.6V or V _{OUT3} = 100%	1.2	1.5	1.8	MHz
fosc3	Oscillator Frequency	$V_{FB3} = 0V \text{ or } V_{OUT3} = 0V$		290		kHz
R _{PFET3}	R DS(ON) of PMOS	$I_{LX3} = 100 \text{mA}$		0.45	0.55	Ω
R _{NFET3}	R DS(ON) of NMOS	$I_{LX3} = -100 \text{mA}$		0.40	0.5	Ω
I _{LX3}	LX3 Leakage	$V_{EN3} = 0V$, $V_{LX3} = 0V$ or $5V$, $V_{IN3} = 5V$			±1	μΑ
V _{EN3}	EN3 Threshold		0.5		1.3	V
I _{EN3}	EN3 Leakage Current				±1	μΑ
CH4 (Not	ell)			ı	ı	
I _{VFB4}	Feedback Current				±30	nA
V _{FB4}	Regulated Feedback Voltage	T _A = 25°C	0.588	0.600	0.612	٧
		-40°C ≤ T _A ≤ 85°C	0.585	0.600	0.615	
ΔV_{FB4}	Reference Voltage Line Regulation	V _{IN4} = 2.5V to 5.5V			0.4	%/V
$\Delta{\sf V}_{\sf OVL4}$	Output Over-voltage Lockout	$\Delta V_{OVL4} = V_{OVL4} - V_{FB4}$	20	50	80	mV
	Output Voltage Line Regulation	V _{IN4} = 2.5V to 5.5V			0.4	%/V
ΔV_{OUT4}	Output Voltage Load Regulation			0.5		%



I _{PK4}	Peak Inductor Current	V _{IN4} = 3V, V _{FB4} = 0.5V or V _{OUT4} = 90%, Duty Cycle < 35%		1.0		Α
	Quiescent Current (Note 12)	V _{FB4} = 0.5V or V _{OUT4} = 90%		200	340	μA
I _{Q4}	Shutdown	V _{EN4} = 0V, V _{IN4} = 4.2V		0.1	1	μA
fosc4		$V_{FB4} = 0.6V \text{ or } V_{OUT4} = 100\%$	1.2	1.5	1.8	MHz
	Oscillator Frequency	$V_{FB4} = 0V \text{ or } V_{OUT4} = 0V$		290		kHz
R _{PFET4}	R _{DS(ON)} of PMOS	$I_{LX4} = 100 \text{mA}$		0.45	0.55	Ω
R _{NFET4}	R _{DS(ON)} of NMOS	$I_{LX4} = -100 \text{mA}$		0.40	0.5	Ω
I _{LX4}	LX4 Leakage	$V_{EN4} = 0V$, $V_{LX4} = 0V$ or $5V$, $V_{IN4} = 5V$			±1	μΑ
V _{EN4}	EN4 Threshold		0.5		1.3	٧
I _{EN4}	EN4 Leakage Current				±1	μA

Note 1: Absolute Maximum ratings indicate limits beyond which damage may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: All voltages are with respect to the potential at the ground pin.

Note 3: Maximum Power dissipation for the device is calculated using the following equations:

$$P_D = \frac{T_J(MAX)^{-T}A}{\theta_{JA}}$$

where TJ(MAX) is the maximum junction temperature, TA is the ambient temperature, and $\theta_{\rm JA}$ is the junction-to-ambient thermal resistance.

Note 4: CH1 Specifications are tested at TA=25°C. Specifications over all operation temperature range are guarantee by design, characterization and correlation with Statistical Quality Controls (SQC).

Note 5: CH1 Start-up voltage operation is guaranteed without external Schottky diode

Note 6: CH1 Steady-state output current indicates that the device maintains regulation under load.

Note 7: CHI Device is bootstrapped (power to the IC comes from OUT). This correlates directly with the actual battery supply.

Note 8: CH2 Condition does not apply to input voltages below 2.5V since this is the minimum input operating voltage.

Note 9: CH2 Dropout voltage is measured by reducing V_{IN} until V_{OUT} drops 100mV from its nominal value at V_{IN} -V_{OUT} = 0.5V. Dropout voltage does not apply to the regulator versions with V_{OUT} less than 2.5V.

Note 10: CH2 The ADJ2 pin is disconnected internally for the preset versions.

Note 11: CH2, CH3 and CH4 build-in internal over-temperature protection to prevent over-load condition.


Note 12: Dynamic quiescent current is higher due to the gate charge being delivered at the switching frequency.




TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{IN}1} = 2.4 \text{V}, V_{\text{OUT}1} = 3.3 \text{V}, C_{\text{IN}1} = 47 \mu \text{F}, L_{1} = 22 \mu \text{H}, C_{\text{OUT}1} = 47 \mu \text{F}, V_{\text{EN}1} = 3.3 \text{V}, V_{\text{IN}2} = V_{\text{OUT}2 \text{ [NOM]}} + 1 \text{V}, C_{\text{IN}2} = C_{\text{OUT}2} = 2.2 \mu \text{F}, C_{\text{CC}} = 33 \text{nF}, V_{\text{EN}2} = V_{\text{IN}2}, V_{\text{EN}3} = V_{\text{IN}3}, C_{\text{IN}3} = 4.7 \mu \text{F}, L_{3} = 2.2 \mu \text{H}, C_{\text{OUT}3} = 4.7 \mu \text{F}, C_{\text{IN}4} = 4.7 \mu \text{F}, L_{4} = 2.2 \mu \text{H}, C_{\text{OUT}4} = 4.7 \mu \text{F}, V_{\text{EN}4} = V_{\text{IN}4} T_{\text{A}} = 25^{\circ}\text{C}, \text{unless otherwise specified}$


CH1 Efficiency vs Output Current




CH1 Efficiency vs Output Current @V_{IN}=1.2V




CH1 Ripple Voltage vs Output Current




CH1 Ripple Voltage vs Output Current when Vin=1.2V




CH1 Switching Frequency vs input voltage




CH1 Turning point between CCM and DCM



CH1 Maximum output current vs input voltage



CH1 No Load battery current vs input voltage





CH1 LX Switching waveform at no load


VIN=2.4V
Vout=3.3V

LX Switching Waveform


CH1 $R_{\text{DS}(\text{ON})}$ vs Input Voltage































































































CH3 Dynamic Supply Current vs Supply Voltage




CH3 Oscillator Frequency vs Temperature





CH3 Oscillator Frequency vs Supply Voltage














































CH4 Oscillator Frequency vs Temperature





CH4 Oscillator Frequency vs Supply Voltage





















APPLICATION INFORMATION




Figure 2. Typical EM9904 Application Circuit That Supports Four Adjustable Output Voltage



APPLICATION INFORMATION




Figure 3. Typical EMQ9904 Application Circuit That Supports Three Adjustable Output Voltage With Improved Boost Ripple Voltage By Cascading Boost and LDO

NOTE A: A 0.1 μ F ceramic capacitor is recommended to be placed as close as possible to the OUT1 PIN of the IC under Fig. 2 typical application case.

NOTE B: Vout1 is set 0.5V higher than Vout2 to get best performance



Application Information

The EMQ9904 is a high efficiency, 4-channel power management IC for battery-powered, portable devices application.

The four channels are listed as following:

CH1: Battery powered, Synchronous Boost converter CH2: High PSRR, low noise, low dropout 600mA LDO CH3/4: 600mA Synchronous Buck converters

All 4 channels are Vout adjustable

CH1: Battery powered, Synchronous Boost converter

This channel is high efficiency, build-in synchronous, PFM operation DC-DC converter.

The start-up voltage of CH1 is as low as 0.9V and it operates with an input voltage ($V_{\rm IN1}$) down to 0.6V. Quiescent supply current is only 26µA. The internal P-MOSFET on resistance is typically 0.4 Ω to improve overall efficiency by minimizing AC losses. The output voltage of CH1 ($V_{\rm OUT1}$) can be easily set by two external resistors from 1.8V to 5.5V, connecting FB1 to OUT1 to get 3.3V, or connecting to GND to get 5.0V.

The current limit is 1A still it can reliably provide up to 500mA load current and still maintained a decent efficiency.

■ CH1 PFM Control Scheme

The key feature of the design is to apply a unique minimum off-time, constant on-time and current-limited Pulse Frequency Modulation (PFM) control scheme with the ultra-low quiescent current. The peak current of the internal N MOSFET power switch can be fixed at 1.0A. The switching frequency can be up to 200KHz depending on the loading current. The minimum off-time is $1\mu S$ and the maximum on-time is $4\mu S$.

■ Synchronous Rectification

With the internal synchronous rectifier, it eliminates the need for an external Schottky diode. This saves the cost and board space. During the cycle of off-time, P-MOSFET turns on and shunts N- MOSFET. Due to the low turn-on resistance of MOSFET, synchronous rectifier can significantly improve efficiency without an additional external Schottky diode. Thus, the conversion efficiency can be as high as 93%.

■ Reference Voltage

The reference voltage (V_{REF}) is nominally 1.195V with excellent temperature performance. This voltage helps the converter to build expected output voltage within specifications.

■ CH1 Shutdown

The device is in shutdown mode when EN1 is low. At shutdown mode, the current can flow from battery to output due to body diode of the P-MOSFET. VOUT1 falls to approximately V_{IN1} -0.6V and LX1 remains in high impedance. The C_{Load} and load current at OUT1 determine the rate of how VOUT1 decays. Shutdown can be pulled as high as 6V regardless of the voltage at OUT1.

■ CH1 Selecting the Output Voltage

VOUT can be simply set to 3.3V/5.0V by connecting FB1 pin to OUT1/GND due to the use of internal resistor divider in the IC. In order to adjust output voltage, a

resistor divider is connected to OUT1, FB1 and GND. The V_{OUT1} can be calculated by the following equation:

R2=R1 [(VOUT1 / VREF1)-1](1)

Where V_{REF1} =1.195V and V_{OUT1} is ranging from 1.8V to 5.5V. The recommended R1 is 240K .

■ CH1 Component Selection

1. Inductor Selection

An inductor value of 22 μ H performs well in most applications. The device also works with inductors in the 10μ H to 47μ H range. An inductor with higher peak inductor current tends a higher output voltage ripple (IPEAK × output filter capacitor ESR). The inductor's DC resistance significantly affects efficiency. We can calculate the maximum output current as follows:

$$I_{OUT1}(MAX) = \frac{V_{IN1}}{V_{OUT1}} \left[I_{LIM1} - t_{OFF} \left(\frac{V_{OUT1} - V_{IN1}}{2 \times L} \right) \right] \eta \dots (2)$$

where I_{OUT} (MAX)=max. output current in amps V_{IN} =input voltage L = inductor value in μH η = efficiency (typically 0.9) t_{OFF} = LX1 switch' off-time in μS I_{LIM} =1.0A

2. Capacitor Selection

The output ripple voltage of CH1 relates with the peak inductor current and the output capacitor's ESR. Besides output ripple voltage, the output ripple current also needs to be concerned. A filter capacitor with low ESR is helpful to the efficiency

and steady state output current. A smaller capacitor (down to $47\mu F$ with higher ESR) is acceptable for light loads or in applications of which can tolerate higher output ripple.

■ CH1 Ripple Voltage Reduction

The output ripple voltage of CH1 can be significant improved by using two or three parallel output capacitors. The addition of an extra input capacitor also results in a stable output voltage.

■ CH1 PCB Layout and Grounding

Since The Step-up DC/DC converter's switching frequency can range up to 200kHz, it is sensitive to how PCB is layout. PCB layout is important for minimizing ground bounce and noise. The GND pin should be placed close to the ground plane. Keep the Step-up DC/DC converter's GND pin and the ground leads of the input and output filter capacitors as short as possible. In addition, keep all connections to the FB1 and LX1 pins as short as possible. In particular, in case of using external feedback resistors, locate them as close to the FB as possible. To maximize output power and efficiency and minimize output ripple voltage, use a ground plane right under the soldered IC.

CH2: High PSRR, low noise, low dropout 600mA LDO

The LDO adopts the classical regulator topology in which negative feedback control is used to perform the desired voltage regulating function. The negative feedback is formed by using feedback resistors (R3, R4) to sample the output voltage (Voutz) for the non-inverting input of the error amplifier, whose inverting input is set to the bandgap reference voltage. By virtue of its high open-loop gain, the error amplifier operates to ensure that the sampled output feedback voltage at its non-inverting input is virtually equal to the preset bandgap reference voltage.

The error amplifier compares the voltage difference at

its inputs and produces an appropriate driving voltage to the P-channel MOS pass transistor to control the amount of current reaching the output. If there are changes in the output voltage due to load changes, the feedback resistors register such changes to the non-inverting input of the error amplifier. The error amplifier then adjusts its driving voltage to maintain virtual short between its two input nodes under all loading conditions. In a nutshell, the regulation of the output voltage is achieved as a direct result of the error amplifier keeping its input voltages equal. This negative feedback control topology is further augmented by the shutdown, the temperature protection and current protection circuitry.

■ CH2 Output Voltage Control

The LDO allows direct user control of the output voltage in accordance with the amount of negative feedback present. To see the explicit relationship between the output voltage and the negative feedback, it is convenient to conceptualize the LDO as an ideal non-inverting operational amplifier with a fixed DC reference voltage V_{REF2} at its non-inverting input. Such a conceptual representation of the LDO in closed-loop configuration is shown in Figure 4. This ideal op amp features an ultra-high input resistance such that its inverting input voltage is virtually fixed at V_{REF2} . The output voltage is therefore given by:

$$V_{OUT2} = V_{REF2} \left[\frac{R_4}{R_3} + 1 \right]$$
(3)

This equation can be rewritten in the following form to facilitate the determination of the resistor values for a chosen output voltage:

$$R_4 = R_3 \left[\frac{V_{OUT2}}{1.19V} - 1 \right]$$
(4)

Set R3 equal to $100k\Omega$ to optimize for overall accuracy, power supply rejection, noise, and power consumption.




Figure 4. Simplified Regulator Topology

■ CH2 Output Capacitor

The LDO is specially designed for use with ceramic output capacitors of as low as 2.2µF to take advantage of the savings in cost and space as well as the superior filtering of high frequency noise. Capacitors of higher value or other types may be used, but it is important to make sure its equivalent series resistance (ESR) be



restricted to less than 0.5Ω . The use of larger capacitors with smaller ESR values is desirable for applications involving large and fast input or output transients, as well as for situations where the application systems are not physically located immediately adjacent to the battery power source. Typical ceramic capacitors suitable for use with the LDO are X5R and X7R. The X5R and the X7R capacitors are able to maintain their capacitance values to within $\pm 20\%$ and $\pm 10\%$, respectively, as the temperature increases.

■ CH2 No-Load Stability

The LDO is capable of stable operation during no-load conditions, a mandatory feature for some applications such as CMOS RAM keep-alive operations.

■ CH2 Input Capacitor

A minimum input capacitance of 1µF is required for the LDO. The capacitor value may be increased without limit. Improper workbench set-ups may have adverse effects on the normal operation of the regulator. A case in point is the instability that may result from long supply lead inductance coupling to the output through the gate capacitance of the pass transistor. This will establish a pseudo LCR network, and is likely to happen under high current conditions or near dropout. A 10µF tantalum input capacitor will dampen the parasitic LCR action thanks to its high ESR. However, cautions should be exercised to avoid regulator short-circuit damage when tantalum capacitors are used, for they are prone to fail in short-circuit operating conditions.

■ CH2 Compensation (Noise Bypass) Capacitor

Substantial reduction in the output voltage noise of the LDO is accomplished through the connection of the noise bypass capacitor C_{CC} (33nF optimum) between CC pin and the ground. Because CC pin connects directly to the high impedance output of the bandgap reference circuit, the level of the DC leakage currents in the C_{CC} capacitors used will adversely reduce the regulator output voltage. This sets the DC leakage level as the key selection criterion of the C_{CC} capacitor types for use with the LDO. NPO and COG ceramic capacitors typically offer very low leakage. Although the use of the C_{CC} capacitors does not affect the transient response, it does affect the turn-on time of the regulator. Tradeoff exists between output noise level and turn-on time when selecting this capacitor value.

■ CH2 Power Dissipation and Thermal Shutdown

Thermal overload results from excessive power dissipation that causes the IC junction temperature to increase beyond a safe operating level. The LDO relies on dedicated thermal shutdown circuitry to limit its total power dissipation. An IC junction

temperature T_J exceeding 165°C will trigger the thermal shutdown logic, turning off the P-channel MOS pass transistor. The pass transistor turns on again after the junction cools off by about 30°C. When continuous thermal overload conditions persist, this thermal shutdown action then results in a pulsed waveform at the output of the regulator. The concept of thermal resistance $\theta_{\rm JA}$ (°C/W) is often used to describe an IC junction's relative readiness in allowing its thermal energy to dissipate to its ambient air. An IC junction with a low thermal resistance is preferred because it is

relatively effective in dissipating its thermal energy to its ambient, thus resulting in a relatively low and desirable junction temperature. The relationship between θ JA and TJ is as follows:

$$T_{J} = \theta_{JA} (PD) + T_{A}$$
 (5)

 T_{A} is the ambient temperature, and P_{D} is the power generated by the IC and can be written as:

$$P_D = I_{OUT} (V_{IN} - V_{OUT}) \qquad (6)$$

As the above equations show, it is desirable to work with ICs whose $\theta_{\rm JA}$ values are small such that $T_{\rm J}$ does not increase strongly with $P_{\rm D}$. To avoid thermal overloading the LDO, refrain from exceeding the absolute maximum junction temperature rating of 150°C under continuous operating conditions. Overstressing the regulator with high loading currents and elevated input-to-output differential voltages can increase the IC die temperature significantly.

■ CH2 Shutdown

CH2 enters the sleep mode when the EN2 pin is low. When this occurs, the pass transistor, the error amplifier, and the biasing circuits, including the bandgap reference, are turned off, thus reducing


the supply current to typically 1nA. Such a low supply current makes the LDO best suited for battery-powered applications. The maximum guaranteed voltage at the EN2 pin for the sleep mode to take effect is 0.4V. A minimum guaranteed voltage of 1.2V at the EN2 pin would activate the LDO. Direct connection of the EN2 pin to the $V_{\rm IN2}$ to keep the regulator on is allowed for the LDO. In this case, the EN2 pin must not exceed the supply voltage $V_{\rm IN2}$.

■ Fast Start-Up

Fast start-up time is important for overall system efficiency improvement. The LDO assures fast start-up speed when using the optional noise bypass capacitor (C_{CC}). To shorten start-up time, the LDO internally supplies a 500 μ A current to charge up the capacitor until it reaches about 90% of its final value.

CH3/4: 600mA Synchronous Buck converters

The typical application circuit of the current mode DC/DC converters is shown in Fig.5.



Basically, inductor ripple current and core saturation are two factors considered to decide the Inductor value.

$$\Delta I_{L} = \frac{1}{f \cdot L} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \dots (7)$$

The Eq. 7 shows the inductor ripple current is a function



of frequency, inductance, VIN (VIN3, VIN4)

and Vout (Vouts, Vouts). It is recommended to set ripple current to 40% of max. load current. A low ESR inductor is preferred.

CH3/4 C_{IN} and C_{OUT} Selection

A low ESR input capacitor can prevent large voltage transients at VI_N (V_{IN3} , V_{IN4}). The RMS current of input capacitor is required larger than IRMS calculated by:

$$I_{RMS} \stackrel{\cong}{=} I_{OMAX} \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}} \dots (8)$$

ESR is an important parameter to select Cout (Couts, Cout4). The output ripple $\triangle V_{\text{OUT}}$ ($\triangle V_{\text{OUT3}}$, $\triangle V_{\text{OUT4}}$) is determined by:

$$\Delta V_{OUT} \cong \Delta I_{L} \left(\textit{ESR} + \frac{1}{8 \cdot f \cdot C_{OUT}} \right) \dots (9)$$

Higher values, lower cost ceramic capacitors are now available in smaller sizes. These ceramic capacitors have high ripple currents, high voltage ratings and low ESR that make them ideal for switching regulator applications. Optimize very low output ripple and small circuit size is doable from Cout selection since Cout does not affect the internal control loop stability. It is recommended to use the X5R or X7R which have the best temperature and voltage characteristics of all the ceramics for a given value and size.

CH3/4 Output Voltage (Vout3, Vout4)

The output voltage can be determined by following equation:

$$V_{OUT} = 0.6 V \left(1 + \frac{R_6}{R_5} \right) \dots (10)$$

CH3 Case, Replace R_5 as R_7 , R_6 as R_8 in CH4 case.

CH3/4 Thermal Considerations

Although thermal shutdown is build-in in the step-down DC/DC converter(s) that protects the device from thermal damage, the total power

dissipation that the converter(s) can sustain should be base on the package thermal capability. The formula to ensure the safe operation is shown in Note 3.

To avoid the DC/DC converter(s) from exceeding the maximum junction temperature, the user will need to do some thermal analysis.

CH3/4 Guidelines for PCB Layout


To ensure proper operation of the DC/DC converter(s), please note the following PCB layout guidelines:

- 1. The GND trace, the LX (LX3, LX4) trace and the V_{IN} (V_{IN3}, V_{IN4}) trace should be kept short, direct and wide.
- 2. V_{FB} (FB3, FB4) pin must be connected directly to the feedback resistors. Resistive divider R₅/R₆ (CH3); R₇/R₈ (CH4) must be connected and parallel to the output capacitor Cout (Couts, Cout4).
- 3. The Input capacitor C_{IN} (C_{IN3}, C_{IN4}) must be connected to pin V_{IN} (V_{IN3}, V_{IN4}) as closely as possible.
- 4. Keep LX (LX3, LX4) node away from the sensitive V_{FB} (FB3, FB4) node since this node is with high frequency and voltage swing.

5. Keep the (-) plates of Cin (Cin3, Cin4) and Cout (Cout3, Cout4) as close as possible.

CH3/4 Self-Enable Application

A self-enable function could be used when the step-down DC/DC converter(s) is (are) connected as fig. 6.



CH3/4 Design Example

Assume the Step-down DC/DC converter(s) is (are) used in a single lithium-ion battery-powered application. The V_{IN} (V_{IN3} , V_{IN4}) range will be about 2.7V to 4.2V. Output voltage (V_{OUT3} , V_{OUT4}) is 1.8V.

With this information we can calculate L using equation:

$$L = \frac{1}{f \cdot \Delta I_{L}} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \dots (11)$$


Substituting $V_{OUT} = 1.8V$, $V_{IN} = 4.2V$, $I_L = 240$ mA and f = 1.8V1.5MHz in eq. 12 gives:

$$L = \frac{1.8V}{1.5 \text{MHz} \cdot 240 \text{mA}} \left(1 - \frac{1.8V}{4.2V} \right) = 2.86 \mu\text{H} \dots (12)$$

A 2.2µH inductor could be chose with this application. A greater inductor with less equivalent series resistance makes best efficiency. CIN (CIN3, CIN4) will require an RMS current rating of at least ILOAD(MAX)/2 and low ESR. In most cases, a ceramic capacitor will satisfy this requirement.



TQFN-24 4x4x0.75mm OUTLINE DIMENSION



	COMMON						
SYMBOL	DIMEN	SIONS MILL	IMETER	DI	DIMENSIONS INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.700	0.750	0.800	0.027	0.029	0.031	
A3	0.195	0.203	0.211	0.0077	0.0080	0.0083	
b	0.180	0.230	0.300	0.007	0.009	0.012	
D	3.925	4.000	4.075	0.154	0.157	0.160	
Е	3.925	4.000	4.075	0.154	0.157	0.160	
е	0.50 BSC				0.020 BSC		
Ĺ	0.300	0.350	0.400	0.012	0.014	0.016	
D2/E2	2.50/2.50	2.65/2.65	2.80/2.80	0.098/0.098	0.104/0.104	0.110/0.110	



Revision History

Revision	Date	Description
2.0	2009.05.26	EMP transferred from version 1.0



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.